Synopsys Design Flow Tutorial

Professor: Sci.D., Professor Vazgen Melikyan





Course Overview

- Synopsys Design Flow
 - 2 lectures
- Logic Simulation (VCS)
 - 2 lectures
- Logic Synthesis (Design Compiler)
 - 2 lectures
- Physical Synthesis (IC Compiler II)
 - 2 lectures
- Static Timing Analysis (PrimeTime)
 - 2 lectures
- Formal Verification (Formality)
 - 2 lectures
- Automatic Test Pattern Generation (TetraMAX)
 - 2 lectures

- Physical Verification (IC Validator)
 - 2 lectures
- Layout Parasitics Extraction (StarRC)
 - 2 lectures
- SPICE-Level Simulation of Completed Design (HSpice)
 - 2 lectures






Physical Synthesis (IC Compiler II)






Input and Output Files of IC Compiler II







IC Compiler II Design Flow








NDM Library Creation

To create the NDM design library, Choose File > Create Library







Setup Logic Libraries

Choose File > Setup Library

Setup Library x				
Search Path:				
Link Library:	link_library: Logical Files			
Setup Script:	[lib.configuration.default_flow_setup: Setup Script]			
Ref NDM Directory:	CLIBs			
Convert LEF sites:	lib.configuration.lef_site_mapping: Convert LEF Sites			
Process Label Mapping:	lib.configuration.process_label_mapping: Process Label Mapping			
Display LM messages				
set search_path {.}				
<pre>set link_library set_app_options -list {lib.configuration.default_flow_setup{}}</pre>				
set_app_options -list {lib.configuration.output_dir{CLIBs}}				
set_app_options -list {lib.configuration.lef_site_mapping{}}				
<pre>set_app_options -list {lib.configuration.process_label_mapping{}} set_app_options -list {lib.configuration.display_lm_messages{false}}</pre>				
App Options				





TluPlus Setup

Choose View > Map > Rail Parasitics


<pre>set_parasitic_parameters x</pre>				
corners	slow ▼ ᢒ			
library	lib_name : Library containin			
late_spec	para_spec_name : Late para			
early_spec	para_spec_name : Early para			
late_temperature	temperature : Late temperat			
early_temperature	temperature : Early tempera			
Assign return to variable: result				
set_parasitic_parameters -corners slow				
OK Cancel Apply Script Default Help				





Design Importing


Choose Task > Create Design > Create Design Library







Design Importing (2)








Floorplanning


 For floorplanning the design choose Task > Design Planning > Floorplan Initilization







Floorplanning (2)








Power Straps

Choose Task > Design Planning > Create PG








Core Placement and Optimization Dialog Box


 To run placement, choose Placement > Core Placement and Optimization Task > Placement > Placement > Create Placement







FP Placement







Script FRAGMENT for Placement


- Place_opt
 - -list_only
 - -from startStage
 - -to endStage






Clock Tree Synthesize

To perform clock tree synthesis choose Task > Clock tree > Chack Clock Trees










Clock Tree Synthesis







Command of CTS

- clock_opt
 - -only_psyn
 - -fix_hold_all_clocks
 - -inter_clock_balance
 - -update_clock_latency
 - -operating_condition
 - -only_cts
 - -optimize_dft
 - -no_clock_route
 - -only_hold_time
 - -area_recovery
 - -size_only
 - -in_place_size_only
 - power





Preroute Standard Cells


From Menu bar choose Task > Routing> Create Routing Blockage







After Prerouting







Routing from the GUI


Choose Route > Core Routing and Optimization

■ Auto Routing ×		
Maximum detail routing iterations: 40		
Reuse existing global route		
Skips detail routing and runs only global routing and track assignment.		
Non-default rule nets first		
Save design after: 🗹 Global routing 💽 Track assignment 🗹 Detail routing		
Save design prefix: auto		
route_auto -save_after_global_route true -save_after_track_assignment true \ -save_after_detail_route true		
OK Cancel Apply Script Default Help		





Routing Dialog Box







Command for Routing (2)

- route_auto
 - -max_detail_route_iterations num
 - -reuse_existing_global_route true | false
 - -route_nondefault_nets_first true | false
 - -stop_after_track_assignment true | false
 - -save_after_global_route true | false
 - -save_after_track_assignment true | false
 - -save_after_detail_route true | false
 - -save_cell_prefix name





DRC (Design Rule Checking) Box

To check DRC errors, choose Verification > Signoff DRC


B signoff_fix_drc x				
start_repair_loop	<pre><start_loop> : Starting loop for ADR, default i</start_loop></pre>			
max_number_repair_loop	<pre><max_loops> : Maximum number of ADR loo</max_loops></pre>			
coordinates	{{{ x1 y1}} {urx1 ury1}}} : specify a 🕏			
excluded_coordinates	{{{ x1 y1}} {urx1 ury1}}} : specify a			
nets	Net: 16 x 🧏 ↔			
timing_preserve_setup_slack_threshold	<pre><float> : specify setup slack threshold for ti</float></pre>			
select_rules	<pre>clist_of_rule_names> : check by selected rul</pre>			
unselect_rules	<pre></pre> <pre><pre></pre><pre></pre><pre></pre><pre></pre><pre></pre><pre><!--</th--></pre></pre>			
Assign return to variable: result				
Assign return to variable: result				
<pre>signoff_fix_drc -nets [get_nets \ -design [current_block] {{out[4]} VDD aps_rename_1_ VSS {out[2]} n2 {out[1]} n1 {out[0]} {out[7]} r aps_rename_2_ clk {out[3]} {out[5]} {out[6]}}]</pre>				
	OK Cancel Apply Script Default Help			





LVS (Layout-Versus-Schematic) Box

To check LVS errors, choose Verification > LVS








Write Verilog Format Box

Choose Task > Design Planning > Write Floorplan & Verilog > Verilog








Write .spef Format Box


Choose File > Export > Write Parasitics







Write .gds Format Box







Synopsys® Silicon to Software®