

# DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOC莫斯 HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOC莫斯 HE4000B Logic Package Outlines/Information HEF, HEC

## **HEF4035B MSI 4-bit universal shift register**

Product specification  
File under Integrated Circuits, IC04

January 1995

**4-bit universal shift register****HEF4035B  
MSI****DESCRIPTION**

The HEF4035B is a fully synchronous edge-triggered 4-bit shift register with a clock input (CP), four synchronous parallel data inputs ( $P_0$  to  $P_3$ ), two synchronous serial data inputs ( $J$ ,  $\bar{K}$ ), a synchronous parallel enable input (PE), buffered parallel outputs from all 4-bit positions ( $O_0$  to  $O_3$ ), a true/complement input ( $T/\bar{C}$ ) and an overriding asynchronous master reset input (MR). Each register is of a D-type master-slave flip-flop.

Operation is synchronous (except for MR) and is edge-triggered on the LOW to HIGH transition of the CP input. When PE is HIGH, data is loaded into the register from  $P_0$  to  $P_3$  on the LOW to HIGH transition of CP.

When PE is LOW, data is shifted into the first register position from  $J$  and  $\bar{K}$  and all the data in the register is shifted one position to the right on the LOW to HIGH transition of CP. D-type entry is obtained by interconnecting  $J$  and  $\bar{K}$ . When  $J = \text{HIGH}$  and  $\bar{K} = \text{LOW}$  the first stage is in the toggle mode. When  $J = \text{LOW}$  and  $\bar{K} = \text{HIGH}$  the first stage is in the hold mode.

The outputs ( $O_0$  to  $O_3$ ) are either inverting or non-inverting, depending on  $T/\bar{C}$  state. With  $T/\bar{C}$  HIGH,  $O_0$  to  $O_3$  are non-inverting (active HIGH) and when  $T/\bar{C}$  is LOW,  $O_0$  to  $O_3$  are inverting (active LOW).

A HIGH on MR resets all four bit positions ( $O_0$  to  $O_3$ ) = LOW if  $T/\bar{C}$  = HIGH,  $O_0$  to  $O_3$  = HIGH if  $T/\bar{C}$  = LOW independent of all other input conditions.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.




Fig.1 Functional diagram.

**FAMILY DATA,  $I_{DD}$  LIMITS category MSI**

See Family Specifications




Fig.2 Logic diagram.

## 4-bit universal shift register

HEF4035B  
MSI

## 4-bit universal shift register


HEF4035B  
MSI

Fig.3 Pinning diagram.

- HEF4035BP(N): 16-lead DIL; plastic (SOT38-1)  
 HEF4035BD(F): 16-lead DIL; ceramic (cerdip) (SOT74)  
 HEF4035BT(D): 16-lead SO; plastic (SOT109-1)

( ): Package Designator North America

**PINNING**

- PE parallel enable input  
 P<sub>0</sub> to P<sub>3</sub> parallel data inputs  
 J first stage J-input (active HIGH)  
 K̄ first stage K-input (active LOW)  
 CP clock input (LOW to HIGH edge-triggered)  
 T/C true/complement input  
 MR master reset input  
 O<sub>0</sub> to O<sub>3</sub> buffered parallel outputs

**FUNCTION TABLES****Serial operation first stage**

| INPUTS |   |    |    | OUTPUT           | MODE OF OPERATION |
|--------|---|----|----|------------------|-------------------|
| CP     | J | K̄ | MR | O <sub>0+1</sub> |                   |
| /      | H | H  | L  | H                | D flip-flop       |
| /      | L | L  | L  | L                | D flip-flop       |
| /      | H | L  | L  | ̄O <sub>0</sub>  | toggle            |
| /      | L | H  | L  | O <sub>0</sub>   | no change         |
| X      | X | X  | H  | L                | reset             |

**Note**

1. T/C = HIGH; PE = LOW

**Parallel operation**

| CP | INPUTS         |                |                |                | OUTPUTS        |                |                |                |
|----|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
|    | P <sub>0</sub> | P <sub>1</sub> | P <sub>2</sub> | P <sub>3</sub> | O <sub>0</sub> | O <sub>1</sub> | O <sub>2</sub> | O <sub>3</sub> |
| /  | H              | H              | H              | H              | H              | H              | H              | H              |
| /  | L              | L              | L              | L              | L              | L              | L              | L              |

**Notes**

1. T/C = HIGH; PE = HIGH; MR = LOW  
 / = positive-going transition  
 H = HIGH state (the more positive voltage)  
 L = LOW state (the less positive voltage)  
 X = state is immaterial

## 4-bit universal shift register

HEF4035B  
MSI**AC CHARACTERISTICS** $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25^\circ\text{C}$ ;  $C_L = 50 \text{ pF}$ ; input transition times  $\leq 20 \text{ ns}$ 


|                         | $V_{DD}$<br>V                        | SYMBOL    | MIN. | TYP. | MAX. | TYPICAL EXTRAPOLATION<br>FORMULA    |
|-------------------------|--------------------------------------|-----------|------|------|------|-------------------------------------|
| Propagation delays      | CP $\rightarrow O_n$<br>HIGH to LOW  | $t_{PHL}$ | 170  | 340  | ns   | 143 ns + $(0,55 \text{ ns/pF}) C_L$ |
|                         |                                      |           | 70   | 140  | ns   | 59 ns + $(0,23 \text{ ns/pF}) C_L$  |
|                         |                                      |           | 50   | 100  | ns   | 42 ns + $(0,16 \text{ ns/pF}) C_L$  |
|                         | LOW to HIGH                          | $t_{PLH}$ | 150  | 300  | ns   | 123 ns + $(0,55 \text{ ns/pF}) C_L$ |
|                         |                                      |           | 65   | 130  | ns   | 54 ns + $(0,23 \text{ ns/pF}) C_L$  |
|                         |                                      |           | 50   | 100  | ns   | 42 ns + $(0,16 \text{ ns/pF}) C_L$  |
|                         | MR $\rightarrow O_n$<br>HIGH to LOW  | $t_{PHL}$ | 115  | 230  | ns   | 88 ns + $(0,55 \text{ ns/pF}) C_L$  |
|                         |                                      |           | 50   | 100  | ns   | 39 ns + $(0,23 \text{ ns/pF}) C_L$  |
|                         |                                      |           | 40   | 80   | ns   | 32 ns + $(0,16 \text{ ns/pF}) C_L$  |
|                         | LOW to HIGH                          | $t_{PLH}$ | 115  | 230  | ns   | 88 ns + $(0,55 \text{ ns/pF}) C_L$  |
|                         |                                      |           | 50   | 100  | ns   | 39 ns + $(0,23 \text{ ns/pF}) C_L$  |
|                         |                                      |           | 40   | 80   | ns   | 32 ns + $(0,16 \text{ ns/pF}) C_L$  |
| Output transition times | T/C $\rightarrow O_n$<br>HIGH to LOW | $t_{PHL}$ | 105  | 210  | ns   | 78 ns + $(0,55 \text{ ns/pF}) C_L$  |
|                         |                                      |           | 50   | 100  | ns   | 39 ns + $(0,23 \text{ ns/pF}) C_L$  |
|                         |                                      |           | 35   | 70   | ns   | 27 ns + $(0,16 \text{ ns/pF}) C_L$  |
|                         | LOW to HIGH                          | $t_{PLH}$ | 85   | 170  | ns   | 58 ns + $(0,55 \text{ ns/pF}) C_L$  |
|                         |                                      |           | 45   | 90   | ns   | 34 ns + $(0,23 \text{ ns/pF}) C_L$  |
|                         |                                      |           | 35   | 70   | ns   | 27 ns + $(0,16 \text{ ns/pF}) C_L$  |
|                         | HIGH to LOW                          | $t_{THL}$ | 60   | 120  | ns   | 10 ns + $(1,0 \text{ ns/pF}) C_L$   |
|                         |                                      |           | 30   | 60   | ns   | 9 ns + $(0,42 \text{ ns/pF}) C_L$   |
|                         |                                      |           | 20   | 40   | ns   | 6 ns + $(0,28 \text{ ns/pF}) C_L$   |
|                         | LOW to HIGH                          | $t_{TLH}$ | 60   | 120  | ns   | 10 ns + $(1,0 \text{ ns/pF}) C_L$   |
|                         |                                      |           | 30   | 60   | ns   | 9 ns + $(0,42 \text{ ns/pF}) C_L$   |
|                         |                                      |           | 20   | 40   | ns   | 6 ns + $(0,28 \text{ ns/pF}) C_L$   |

## 4-bit universal shift register

HEF4035B  
MSI

|                                      | $V_{DD}$<br>V | SYMBOL     | MIN. | TYP. | MAX. | TYPICAL EXTRAPOLATION<br>FORMULA   |
|--------------------------------------|---------------|------------|------|------|------|------------------------------------|
| Minimum clock<br>pulse width; LOW    | 5             | $t_{WCPL}$ | 80   | 40   | ns   |                                    |
|                                      | 10            |            | 40   | 20   | ns   |                                    |
|                                      | 15            |            | 30   | 15   | ns   |                                    |
| Minimum MR<br>pulse width; HIGH      | 5             | $t_{WMRH}$ | 50   | 25   | ns   |                                    |
|                                      | 10            |            | 30   | 15   | ns   |                                    |
|                                      | 15            |            | 20   | 10   | ns   |                                    |
| Recovery time<br>for MR              | 5             | $t_{RMR}$  | 50   | 20   | ns   |                                    |
|                                      | 10            |            | 40   | 15   | ns   |                                    |
|                                      | 15            |            | 25   | 10   | ns   |                                    |
| Set-up times<br>$P_n \rightarrow CP$ | 5             | $t_{su}$   | 40   | 5    | ns   | see also waveforms Figs 4<br>and 5 |
|                                      | 10            |            | 25   | 0    | ns   |                                    |
|                                      | 15            |            | 15   | 0    | ns   |                                    |
|                                      | 5             | $t_{su}$   | 50   | 25   | ns   |                                    |
|                                      | 10            |            | 35   | 15   | ns   |                                    |
|                                      | 15            |            | 30   | 10   | ns   |                                    |
|                                      | 5             | $t_{su}$   | 55   | 40   | ns   |                                    |
|                                      | 10            |            | 35   | 15   | ns   |                                    |
|                                      | 15            |            | 25   | 10   | ns   |                                    |
| Hold times<br>$P_n \rightarrow CP$   | 5             | $t_{hold}$ | 25   | 10   | ns   |                                    |
|                                      | 10            |            | 20   | 10   | ns   |                                    |
|                                      | 15            |            | 20   | 10   | ns   |                                    |
|                                      | 5             | $t_{hold}$ | 15   | -5   | ns   |                                    |
|                                      | 10            |            | 10   | -5   | ns   |                                    |
|                                      | 15            |            | 5    | -5   | ns   |                                    |
|                                      | 5             | $t_{hold}$ | 10   | -5   | ns   |                                    |
|                                      | 10            |            | 10   | 0    | ns   |                                    |
|                                      | 15            |            | 10   | 0    | ns   |                                    |
| Maximum clock<br>pulse frequency     | 5             | $f_{max}$  | 5    | 10   | MHz  |                                    |
|                                      | 10            |            | 12   | 25   | MHz  |                                    |
|                                      | 15            |            | 15   | 30   | MHz  |                                    |

|   | $V_{DD}$<br>V | TYPICAL FORMULA FOR P ( $\mu$ W)               |  |
|---|---------------|--|--|
| Dynamic power<br>dissipation per<br>package (P) | 5             | $1\ 000 f_i + \sum (f_o C_L) \times V_{DD}^2$  | where  |
|   | 10            | $6\ 000 f_i + \sum (f_o C_L) \times V_{DD}^2$  | $f_i$ = input freq. (MHz)  |
|   | 15            | $20\ 000 f_i + \sum (f_o C_L) \times V_{DD}^2$ | $f_o$ = output freq. (MHz)<br>$C_L$ = load cap. (pF)<br>$\sum (f_o C_L)$ = sum of outputs<br>$V_{DD}$ = supply voltage (V) |



7Z69636.1

Fig.4 Waveforms showing minimum clock pulse width, set-up times, hold times. Set-up times and hold times are shown as positive values but may be specified as negative values.

## 4-bit universal shift register

**HEF4035B  
MSI**

## 4-bit universal shift register


HEF4035B  
MSI

Fig.5 Waveforms showing minimum MR pulse width and MR recovery time.

## APPLICATION INFORMATION

Some examples of applications for the HEF4035B are:

- Counters, registers, arithmetic-unit registers, shift-left/shift-right registers.
- Serial-to-parallel/parallel-to-serial conversions.
- Sequence generation.
- Control circuits.
- Code conversion.




Fig.6 Shift-left/shift-right register.