

Figure 10.8 Representation of a three-input CMOS logic gate. The PUN comprises PMOS transistors, and the PDN comprises NMOS transistors.

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

9





Figure 10.11 Usual and alternative circuit symbols for MOSFETs.



John K. Zao 2010/08/07 (Monday) P.2

AND (=> Serial Connection




Figure 10.12 A two-input CMOS NOR gate.

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright @ 2004 by Oxford University Press, Inc.

13




Figure 10.13 A two-input CMOS NAND gate.

Example: nMOS PUIL DOWN NETWORKS




Figure 10.9 Examples of pull-down networks.

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright @ 2004 by Oxford University Press, Inc.

10

## Example: PMOS Pull-Up Networks




Figure 10.10 Examples of pull-up networks.