```
library ieee; --library clause use ieee.std_logic_1164.all; --use clause
∃entity compare_2bit is --start entity declaration statement
  --start of port clause

port(signal a1: in std_logic;


signal a0: in std_logic;

signal b1: in std_logic;

signal b0: in std_logic;
                                                     --signal_name : signal_mode data_type
--signal_name : signal_mode data_type
--signal_name : signal_mode data_type
--signal_name : signal_mode data_type
             signal L: out std_logic;
signal G: out std_logic
                                                 --end of port clause
 end entity compare_2bit; --end entity declaration statement
L

Sarchitecture dataflow of compare_2bit is --start of architecture declaration statement
--describes what the entity does
--declaration potion of the architecture
                                                      --declare internal signal sig_a0
--represents input of a0
 signal sig a0 : std logic:
                                                          --declare internal signal not_sig_a0
--represents output(s) of any NOT gate
 signal not_sig_a0 : std_logic;
                                                          --declare internal signal sig_a1
--represents input of a1
 signal sig_a1 : std_logic;
                                                          --declare internal signal not_sig_a1
--represents output(s) of any NOT gate
  signal not_sig_a1 : std_logic;
                                                          --declare internal signal sig_b0
--represents input of b0
 signal sig_b0 : std_logic;
                                                          --declare internal signal not_sig_b0
--represents output(s) of any NOT gate
 signal not_sig_b0 : std_logic;
                                                          --declare internal signal sig_b1
--represents input of b1
  signal sig_b1 : std_logic;
                                                          --declare internal signal not_sig_b1
--represents output(s) of any NOT gate
 signal not_sig_b1 : std_logic:
--declare internal signal AND_1-3
--represents output(s) of any AND gates for SOP
                           : std_logic;
: std_logic;
: std_logic;
signal AND_1
signal AND_2
signal AND_3
--declare internal signal or_1-5
--represents output(s) of any OR gates for POS
signal or_1
signal or_2
signal or_3
                            : std_logic;
: std_logic;
                           : std_logic;
signal or_4
                             : std_logic;
signal or_5
                             : std_logic;
begin
              --implementation potion of the architecture
            --Signal Initialization/assignment
           sig_a0 <= a0;
sig_b0 <= b0;
            not_sig_a0 <= not a0;
not_sig_b0 <= not b0;
           sig_a1 <= a1;
sig_b1 <= b1;
           not_sig_a1 <= not a1;
not_sig_b1 <= not b1;
           --To model the 2-level logic networks corresponding to the SOP of G AND_1 <= sig_a1 AND not_sig_b1;
AND_2 <= not_sig_b0 AND sig_a1 AND sig_a0;
AND_3 <= not_sig_b0 AND sig_a0 AND not_sig_b1;
           G <= AND_1 OR AND_2 OR AND_3:
            --to model the 2-level logic networks corresponding to the POS of L
           or_1 <= sig_bl oR not_sig_al;
or_2 <= not_sig_al oR sig_b0;
or_3 <= not_sig_al oR not_sig_a0;
or_4 <= sig_bl oR sig_b0;
           or_5 <= not_sig_a0 or sig_b1;
                     <= or_1 AND or_2 AND or_3 AND or_4 AND or_5;</pre>
      end architecture dataflow;
```





```
Running Quartus Frime Analysis & Synthesis
Compare_bit
```

	None	Value at	0 ps	62.5	ns	125 <sub>.</sub> 0 ns	1	187.5 ns	25	0.0 ns	312	.5 ns		375 <sub>0</sub> 0 n	5	437,5	ns	500,0 n	5	562.5 ns		625.0 ns		687,5 ns		750 <sub>.</sub> 0 ns		812,5 ns		875.0 ns	937	5 ns	1.0 us 1
	Name	0 ps	0 ps																														
<b>=</b>	♭b	U O		o X	1		2	=	3	X	0	X	1	$\supset \subset$	2	=X	3		0		1	=	2	$\supset$ X	3	$\supset$	0		1	X	2	$\overline{}$	3
-	. ⊳ a	U O				0				X				1								2				$\propto$				3			
ou	G	во	×							LГ		TL																				一	
<u>ou</u>	L	В0	×							┖																							
- 1			Ш																														