XAVIER ROUTH

2359 Ardleigh Drive Cleveland Heights, OH 44106 (216) 870-4901 xrouth2@illinois.edu github.com/xavierrouth http://xavierrouth.com/

EDUCATION

University Of Illinois Urbana-Champaign,

Computer Engineering, B.S. Candidate, 3.87 GPA (Dean's List 3/4 Semesters) James Scholar Honors Program, HKN ECE Honors Society

Urbana-Champaign, IL Expected December 2024

Relevant Courses: Data Structures, Analog Signal Processing, Algorithms and Models of Computation, Digital Systems Laboratory (FPGAs), Applied Parallel Programming (CUDA)

Current: Compiler Construction, Computer Systems Engineering, Cryptography, Programming Languages

PROFESSIONAL EXPERIENCE

UIUC LLVM Group, under Professor Vikram Adve, Undergraduate Researcher HPVM Project

Champaign, IL May 2023 - Present

- Ported several hyperdimensional computing (HDC) GPU and FPGA applications to a custom language, Hetero-C++, to be used as benchmarks for the HPVM project.
- Wrote a C++ library to support HDC operations for CPU targets within the HPVM framework.
- Developed LLVM passes to lower HDC intrinsics to LLVM IR, includes custom memory management of vectors and tiling for large vectors.

SCaN - NASA Glenn Research Center, Engineering Intern

Cleveland, OH

June-Aug. 2022

- **Ground Station Control Software**
- Developed software to monitor and control operation of the S-Band Ground Station.
- Interfaced with various hardware devices via serial commands, SCPI, and functions defined in DLLs.
- Two separate GUIs developed using Python and PyQt5. Monitored signal power levels and weather conditions.
- Set up TCP Socket connection to communicate remotely across computers hosting different sensors.

ACADEMIC AND PERSONAL PROJECTS

C to LC-3 Compiler

Wrote a non optimizing compiler that compiles C code to LC-3 Assembly. Includes custom memory management to avoid usage of dynamic memory. Integrated compiler with Compiler Explorer to allow better understanding of LC-3 calling conventions and the implementation of C concepts in LC-3. Supported by course staff and actively used by students taking ECE 220 (Computer Systems and C Programming). First implemented in C, then ported to Rust.

NES Hardware Emulator

Designed a semi-cycle accurate NES emulator which runs on a DE10-Lite FPGA board. Used Intel's Platform Designer to configure a basic NIOS II based SoC design to handle USB input via SPI and program the NES with game roms. Design was based on the original NES, centered around a 6502 CPU core that interacted with various system components via a memory mapped bus. Required re-designing various asynchronous components of the original system to work on an FPGA. Implemented using SystemVerilog and Quartus Prime.

FPGA SLC-3 Processor

Implemented a simplified version of the LC-3 architecture onto an FPGA using SystemVerilog. Fully programmable 16-bit processor with 14 different instructions. Simulated using ModelSim. Allows for input from on-board switches and buttons at program runtime via memory-mapped IO.

CUDA Convolutional Neural Network

Implemented the forward propagation stage of the LeNet-5 CNN architecture using CUDA. Used parallel programming techniques such as tiling to optimize memory bandwidth. Placed in the top 15 of final competition submissions, out of around 200 students. Profiled using NVIDIA Nsight Compute.

TECHNICAL SKILLS

Programming Languages:

Python, PyQt5, NumPy, x86 Assembly, C, C++, CUDA, SystemVerilog, LLVM, Rust

Workflow:

Git, Quartus Prime, ModelSim, WSL 2, Docker, CMake, Make, Bash, Linux

INTERESTS

FPGAs, Computer Architecture, Game Engine Design, Low-Level Programming, Hardware Acceleration, Compiler Backends, Logic synthesis

INVOLVEMENT / LEADERSHIP

ACM SIGARCH and SIGPLAN

HKN Review Sessions and Community Outreach