



Learn Git and GitHub without any code!


Using the Hello World guide, you'll start a branch, write comments, and open a pull request.

Read the guide

 [xbarto0c](#) / [Digital-electronics-1](#)

 **Code**

 Issues


 Pull requests

 Actions

 Projects

 Wiki

 Security

 main ▾

[Digital-electronics-1](#) / [Labs](#) / [04-segment](#) /



xbarto0c 4.cv ...

now  History

..



images

now



project_1

now



project_2

now



readme.md

2 minutes ago

readme.md



Part 1:

Nexys A7 common anode 7-segment display connection

Display pin name:	Pin name on the board :
CA	T10
CB	R10
CC	K16
CD	K13
CE	P15
CF	T11
CG	L18
DP	H15
AN0	J17
AN1	J18
AN2	T9
AN3	J14
AN4	P14
AN5	T14
AN6	K2
AN7	U13

Decoder truth table:

Hex	Inputs	A	B	C	D	E	F	G
0	0000	0	0	0	0	0	0	1
1	0001	1	0	0	1	1	1	1
2	0010	0	0	1	0	0	1	0
3	0011	0	0	0	0	1	1	0
4	0100	1	0	0	1	1	0	0
5	0101	0	1	0	0	1	0	0

Hex	Inputs	A	B	C	D	E	F	G
6	0110	0	1	0	0	0	0	0
7	0111	0	0	0	1	1	1	1
8	1000	0	0	0	0	0	0	0
9	1001	0	0	0	0	1	0	0
A	1010	0	0	0	1	0	0	0
b	1011	1	1	0	0	0	0	0
C	1100	0	1	1	0	0	0	1
d	1101	1	0	0	0	0	1	0
E	1110	0	1	1	0	0	0	0
F	1111	0	1	1	1	0	0	0

Part 2:

VHDL architecture of segment.vhd

```

architecture Behavioral of segment is
begin

    p_segment : process(hex_i)
    begin
        case hex_i is
            when "0000" =>
                seg_o <= "0000001";    -- 0
            when "0001" =>
                seg_o <= "1001111";    -- 1
            when "0010" =>
                seg_o <= "0010010";    -- 2
            when "0011" =>
                seg_o <= "0000110";    -- 3
            when "0100" =>
                seg_o <= "1001100";    -- 4
            when "0101" =>
                seg_o <= "0100100";    -- 5
            when "0110" =>
                seg_o <= "0100000";    -- 6
            when "0111" =>

```

```

        seg_o <= "0001111";      -- 7
    when "1000" =>
        seg_o <= "0000000";      -- 8
    when "1001" =>
        seg_o <= "0000100";      -- 9
    when "1010" =>
        seg_o <= "0001000";      -- A
    when "1011" =>
        seg_o <= "1100000";      -- B
    when "1100" =>
        seg_o <= "0110001";      -- C
    when "1101" =>
        seg_o <= "1000010";      -- D
    when "1110" =>
        seg_o <= "0110000";      -- E
    when others =>
        seg_o <= "0111000";      -- F
    end case;
end process p_segment;

```

```
end Behavioral;
```

VHDL stimulus process of tb_segment.vhd

```

p_stimulus : process
begin
    -- Report a note at the beginning of stimulus process
    report "Stimulus process started" severity note;

    s_hex <= "0000"; wait for 100 ns;
    assert (s_seg = "0000001")
    report "Test failed for input combination: 0000" severity error;

    s_hex <= "0001"; wait for 100 ns;
    assert (s_seg = "1001111")
    report "Test failed for input combination: 0001" severity error;

    s_hex <= "0010"; wait for 100 ns;
    assert (s_seg = "0010010")
    report "Test failed for input combination: 0010" severity error;

    s_hex <= "0011"; wait for 100 ns;
    assert (s_seg = "0000110")
    report "Test failed for input combination: 0011" severity error;

```

```
s_hex <= "0100"; wait for 100 ns;
assert (s_seg = "1001100")
report "Test failed for input combination: 0100" severity error;

s_hex <= "0101"; wait for 100 ns;
assert (s_seg = "0100100")
report "Test failed for input combination: 0101" severity error;

s_hex <= "0110"; wait for 100 ns;
assert (s_seg = "0100000")
report "Test failed for input combination: 0110" severity error;

s_hex <= "0111"; wait for 100 ns;
assert (s_seg = "0001111")
report "Test failed for input combination: 0111" severity error;

s_hex <= "1000"; wait for 100 ns;
assert (s_seg = "0000000")
report "Test failed for input combination: 1000" severity error;

s_hex <= "1001"; wait for 100 ns;
assert (s_seg = "0000100")
report "Test failed for input combination: 1001" severity error;

s_hex <= "1010"; wait for 100 ns;
assert (s_seg = "0001000")
report "Test failed for input combination: 1010" severity error;

s_hex <= "1011"; wait for 100 ns;
assert (s_seg = "1100000")
report "Test failed for input combination: 1011" severity error;

s_hex <= "1100"; wait for 100 ns;
assert (s_seg = "0110001")
report "Test failed for input combination: 1100" severity error;

s_hex <= "1101"; wait for 100 ns;
assert (s_seg = "1000010")
report "Test failed for input combination: 1101" severity error;

s_hex <= "1110"; wait for 100 ns;
assert (s_seg = "0110000")
report "Test failed for input combination: 1110" severity error;


s_hex <= "1111"; wait for 100 ns;
assert (s_seg = "0111000")
report "Test failed for input combination: 1111" severity error;
```

```

-- Report a note at the end of stimulus process
report "Stimulus process finished" severity note;
wait;
end process p_stimulus;

```

Simulation screenshot:



top.vhdl source code:

```

entity top is
    Port (
        SW : in STD_LOGIC_VECTOR (4 - 1 downto 0);
        LED: out STD_LOGIC_VECTOR(8 - 1 downto 0);
        AN: out STD_LOGIC_VECTOR(8 - 1 downto 0);
        CA : out STD_LOGIC;
        CB : out STD_LOGIC;
        CC : out STD_LOGIC;
        CD : out STD_LOGIC;
        CE : out STD_LOGIC;
        CF : out STD_LOGIC;
        CG : out STD_LOGIC
    );
end top;

architecture Behavioral of top is

begin
    -- Instance of 7-segment display
    hex2seg : entity work.segment
        port map(
            hex_i    => SW,

```

```

        seg_o(6) => CA,
        seg_o(5) => CB,
        seg_o(4) => CC,
        seg_o(3) => CD,
        seg_o(2) => CE,
        seg_o(1) => CF,
        seg_o(0) => CG
    );

    -- Connect one common anode to 3.3V
    AN <= b"1111_0111";

    -- Display input value
    LED(3 downto 0) <= SW; -- do 4 spodných bitů SW

    -- Turn LED(4) on if input value is equal to 0, ie "0000"
    LED(4) <= '1' when SW = "0000" else '0';
    -- Turn LED(5) on if input value is greater than 9
    LED(5) <= '1' when (SW > "1001") else '0';
    -- Turn LED(6) on if input value is odd, ie 1, 3, 5, ...
    LED(6) <= '1' when (SW = "0001" or SW = "0011" or SW = "0101" or
                        SW = "0111" or SW = "1001" or SW = "1011" or
                        SW = "1101" or SW = "1111")
                    else '0';
    -- Turn LED(7) on if input value is a power of two, ie 1, 2, 4, or 8
    LED(7) <= '1' when (SW = "0001" or SW = "0010" or SW = "0100" or
                        SW = "1000")
                    else '0';

end architecture Behavioral;

```

Part 3:

LEDs(7:4) truth table:

Hex	Inputs	LED4	LED5	LED6	LED7
0	0000	1	0	0	0
1	0001	0	0	1	1
2	0010	0	0	0	1
3	0011	0	0	1	0
4	0100	0	0	0	1

Hex	Inputs	LED4	LED5	LED6	LED7
5	0101	0	0	1	0
6	0110	0	0	0	0
7	0111	0	0	1	0
8	1000	0	0	0	1
9	1001	0	0	1	0
A	1010	0	1	0	0
b	1011	0	1	1	0
C	1100	0	1	0	0
d	1101	0	1	1	0
E	1110	0	1	0	0
F	1111	0	1	1	0

LEDs(7:4) VHDL code:

```
-- Turn LED(4) on if input value is equal to 0, ie "0000"
LED(4) <= '1' when SW = "0000" else '0';
-- Turn LED(5) on if input value is greater than 9
LED(5) <= '1' when (SW > "1001") else '0';
-- Turn LED(6) on if input value is odd, ie 1, 3, 5, ...
LED(6) <= '1' when (SW = "0001" or SW = "0011" or SW = "0101" or
                    SW = "0111" or SW = "1001" or SW = "1011" or
                    SW = "1101" or SW = "1111")
                    else '0';
-- Turn LED(7) on if input value is a power of two, ie 1, 2, 4, or 8
LED(7) <= '1' when (SW = "0001" or SW = "0010" or SW = "0100" or
                    SW = "1000")
                    else '0';
```

Simulation screenshot:

