


1 z 9 21.03.2021 1:00



```
{
  signal:
  ['Digit position',
      {name: 'Common anode: AN(3)', wave: 'xx01..01..01'},
      {name: 'AN(2)', wave: 'xx101..01..0'},
      {name: 'AN(1)', wave: 'xx1.01..01..'},
      {name: 'AN(0)', wave: 'xx1..01..01.'},
    ],
    ['Seven-segment data',
      {name: '4-digit value to display', wave: 'xx3333555599', data: ['3','1','4'
      {name: 'Cathod A: CA', wave: 'xx01.0.1.0.1'},
      {name: 'CB', wave: 'xx0.....'},
      {name: 'CC', wave: 'xx0..10..10.'},
      {name: 'CD', wave: 'xx01.0.1.0.1'},
      {name: 'CE', wave: 'xx1..01..01.'},
      {name: 'CF', wave: 'xx1.01..01..'},
      {name: 'CG', wave: 'xx010..10..1'},
    ],
    {name: 'Decimal point: DP', wave: 'xx01..01..01'},
  ],
 head:
  {
    text: '
                               4ms
                                      4ms
                                            4ms
                                                  4ms
                                                        4ms
                                                              4ms
                                                                    4ms
                                                                           4ms
                                                                                 4m:
  },
}
```

2z921.03.2021 1:00

Part 2:

p_mux process VHDL code:

```
p_mux : process(s_cnt, data0_i, data1_i, data2_i, data3_i, dp_i) -- změna způsobí
    begin
         case s_cnt is
             when "11" =>
                  s_hex <= data3_i;</pre>
                  dp_o \leftarrow dp_i(3);
                  dig_o <= "0111";
             when "10" =>
                  -- WRITE YOUR CODE HERE
                  s_hex <= data2_i;</pre>
                  dp_o \leftarrow dp_i(2);
                  dig_o <= "1011";
             when "01" =>
                  -- WRITE YOUR CODE HERE
                  s_hex <= data1_i;</pre>
                  dp_o \leftarrow dp_i(1);
                  dig_o <= "1101";
             when others =>
                  -- WRITE YOUR CODE HERE
                  s_hex <= data0_i;</pre>
                  dp_o \leftarrow dp_i(0);
                  dig_o <= "1110";
         end case;
    end process p_mux;
```

tb_driver_7seg_4digits VHDL code:

```
-- Template for 4-digit 7-segment display driver testbench.
-- Nexys A7-50T, Vivado v2020.1.1, EDA Playground
-- Copyright (c) 2020 Tomas Fryza
-- Dept. of Radio Electronics, Brno University of Technology, Czechia
-- This work is licensed under the terms of the MIT license.
```

3z921.03.2021 1:00

```
library ieee;
use ieee.std_logic_1164.all;
______
-- Entity declaration for testbench
 -----
entity tb_driver_7seg_4digits is
   -- Entity of testbench is always empty
end entity tb_driver_7seg_4digits;
-- Architecture body for testbench
______
architecture testbench of tb driver 7seg 4digits is
   -- Local constants
   constant c_CLK_100MHZ_PERIOD : time := 10 ns;
   --Local signals
   signal s_clk_100MHz : std_logic;
   --- WRITE YOUR CODE HERE
   signal s reset : std logic;
   signal s_data0_i : std_logic_vector(4 - 1 downto 0);
   signal s_data1_i : std_logic_vector(4 - 1 downto 0);
   signal s data2 i : std logic vector(4 - 1 downto 0);
   signal s_data3_i : std_logic_vector(4 - 1 downto 0);
   signal s_dp_i : std_logic_vector(4 - 1 downto 0);
   signal s_dp_o : std_logic;
   signal s_seg_o : std_logic_vector(7 - 1 downto 0);
   signal s_dig_o : std_logic_vector(4 - 1 downto 0);
begin
   -- Connecting testbench signals with driver_7seg_4digits entity
   -- (Unit Under Test)
   --- WRITE YOUR CODE HERE
   uut_hex_7_seg : entity work.driver_7seg_4digits
       port map(
          clk => s_clk_100MHz,
          reset => s_reset,
          data0_i => s_data0_i,
          data1_i => s_data1_i,
          data2_i => s_data2_i,
          data3_i => s_data3_i,
          dp_i => s_dp_i
          dp_o \Rightarrow s_dp_o
```

21.03.2021 1:00


```
seg_o => s_seg_o,
     dig_o => s_dig_o
  );
______
-- Clock generation process
  ______
p_clk_gen : process
begin
  while now < 40 ms loop
                     -- 75 periods of 100MHz clock
     s_clk_100MHz <= '0';
     wait for c_CLK_100MHZ_PERIOD / 2;
     s_clk_100MHz <= '1';
     wait for c_CLK_100MHZ_PERIOD / 2;
  end loop;
  wait;
end process p_clk_gen;
______
-- Reset generation process
______
--- WRITE YOUR CODE HERE
p reset : process
begin
  s_reset <= '1';
  wait for 10ns;
  s_reset <= '0';</pre>
  wait;
end process p_reset;
______
-- Data generation process
--- WRITE YOUR CODE HERE
p_data_gen : process
begin
  s_data0_i <= "0010";
  s_data1_i <= "0100";
  s_data2_i <= "0001";
  s_data3_i <= "0011";
  s_dp_i <= "1110";
  wait for 40ms;
  s_data0_i <= "0011";
  s_data1_i <= "0001";
  s_data2_i <= "0100";
  s_data3_i <= "0010";
  wait for 40ms;
end process p_data_gen;
```

5 z 9 21.03.2021 1:00

Digital-electronics-1/Labs/06-display_driver at main · xbarto0c/Digital-e... https://github.com/xbarto0c/Digital-electronics-1/tree/main/Labs/06-disp...

end architecture testbench;

Simulation screenshot:



Top layer VHDL architecture

```
-- Company:
-- Engineer:
-- Create Date: 21.03.2021 00:02:03
-- Design Name:
-- Module Name: top - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
```


6 z 9 21.03.2021 1:00

```
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity top is
    Port (
           CLK100MHZ : in STD_LOGIC;
           BTNC : in STD_LOGIC;
           SW : in STD_LOGIC_VECTOR (16 - 1 downto 0);
           CA : out STD LOGIC;
           CB : out STD_LOGIC;
           CC : out STD_LOGIC;
           CD : out STD_LOGIC;
           CE : out STD_LOGIC;
           CF : out STD_LOGIC;
           CG : out STD_LOGIC;
           DP : out STD LOGIC;
           AN : out STD_LOGIC_VECTOR (8 - 1 downto 0));
end top;
architecture Behavioral of top is
    -- No internal signals
begin
    ______
    -- Instance (copy) of driver 7seg 4digits entity
    driver_seg_4 : entity work.driver_7seg_4digits
        port map(
            clk
                        => CLK100MHZ,
            reset
                        => BTNC,
            data0_i(3) \Rightarrow SW(3),
            data0_i(2) \Rightarrow SW(2),
            data0_i(1) \Rightarrow SW(1),
            data0_i(0) \Rightarrow SW(0),
            --- WRITE YOUR CODE HERE
            data1_i(3) \Rightarrow SW(7),
            data1_i(2) \Rightarrow SW(6),
            data1_i(1) \Rightarrow SW(5),
            data1_i(0) \Rightarrow SW(4),
            data2_i(3) \Rightarrow SW(11),
            data2_i(2) \Rightarrow SW(10),
            data2_i(1) \Rightarrow SW(9),
```


7 z 9

```
data2_i(0) \Rightarrow SW(8),
               data3_i(3) \Rightarrow SW(15),
               data3_i(2) \Rightarrow SW(14),
               data3_i(1) \Rightarrow SW(13),
               data3_i(0) \Rightarrow SW(12),
               dp_i => "0111",
               --- WRITE YOUR CODE HERE
               seg_o(6) \Rightarrow CA,
               seg_o(5) \Rightarrow CB,
               seg_o(4) \Rightarrow CC,
               seg_o(3) \Rightarrow CD,
               seg_o(2) \Rightarrow CE,
               seg_o(1) \Rightarrow CF,
               seg_o(0) \Rightarrow CG,
               dp_o
                       => DP
          );
     -- Disconnect the top four digits of the 7-segment display
     AN(7 downto 4) <= b"1111";
end architecture Behavioral;
```

Top layer image



8 z 9 21.03.2021 1:00



9 z 9