Design of a high order Campbelling mode measurement system using open source hardware

G. de Izarra^a, Zs. Elter^{b,c}, C. Jammes^c

^a CEA, DEN, DER, Experimental Programs Laboratory, Cadarache,
F-13108 Saint-Paul-lez-Durance, France

^b Chalmers University of Technology, Department of Physics, Division of Subatomic and
Plasma Physics,
SE-412 96 Göteborg, Sweden

^c CEA, DEN, DER, Instrumentation, Sensors and Dosimetry Laboratory, Cadarache,
F-13108 Saint-Paul-lez-Durance, France

Abstract

This paper reviews a new, real-time measurement instrument dedicated for online neutron monitoring with fission chambers in nuclear reactors. The instrument implements the higher order Campbelling methods and self-monitoring capabilities on an open source development board. The board includes an CPU/FPGA System on a Chip.

The feasibility of the measurement instrument was tested both in laboratory with a signal generator and in the Minerve reactor. It is shown that the instrument provides reliable and robust count rate estimation over a wide reactor power range based on the third order statistics of the fission chamber signal. In addition, the system is able to identify whether the measured count rate change is due to the malfunction of the detector or due to the change in the neutron flux. The applied self-monitoring method is based on the change of the frequency dependence of the power spectral density of the fission chamber signal. During the experimental verification, the considered malfunction was the change of the polarization voltage.

Keywords: High order Campbelling, FPGA, Measurement system, Count rate estimation

PACS: 29.85.-c, 28.50.Dr, 28.41.Rc

1. Introduction

- The recent development of French Sodium-cooled Fast Reactor (SFR)
- 3 induces the need for novel neutron flux monitoring systems in order to en-

Preprint submitted to Nuclear Instruments and Methods Section A September 7, 2016

hance the safety features. Given the configuration of the pool type SFR, the neutron instrumentation is planned to be installed in the reactor vessel in order to monitor the neutron flux over ≈ 9 orders of magnitude [1]. The high temperature fission chambers are the best candidate for this purpose, since the typical temperature in the vicinity of the core is around 500 °C [2]. This detector type was extensively studied at the CEA during the nineties and is still under active development. In addition, a research effort is currently 10 done in order to exploit the wide flux range monitoring capability of fission 11 chambers: it was previously shown that the use of the higher order Camp-12 belling mode (HOC) provides a linear estimation of the neutron flux over a wide range of count rate by suppressing the impact of noise [3]. Compared 14 to the pulse counting techniques, the HOC method does not need fission 15 chambers designed to have a low count rate ($\approx 10^4 \, \mathrm{c/s}$) in a desired flux 16 condition; it limits the number of needed detector to monitor the neutron 17 flux and the associated difficulties. Moreover, since the pulse counting needs low count rate to be efficient, it induce long measurement time to reach an acceptable uncertainty which may be not compatible for real time monitor-20 ing. With a fission chamber designed to have a count rate around $\approx 10^6$ 21 c/s, the uncertainty is smaller and measurement of few milliseconds only are 22 needed, which make the real time HOC monitoring possible. 23

In this framework, a HOC measurement system prototype was developed at the CEA Cadarache. The main goal of the work is to assess the feasibility and to prepare the industrial usage of such measurement system. The measurement device was completed with a fission chamber malfunction detection module (referred later as self-monitoring, or smart detector capability).

25

26

27

28

29

31

32

33

34

37

38

In this paper, the implementation of the HOC method on an open source hardware development board is detailed. First, the general theory of HOC is discussed briefly and the most important advantages of its application are highlighted. The theoretical basis of the fission chamber malfunction detection is also reviewed. Second, the design of the Campbell measurement system is presented: the requirements and the characteristics of the open source hardware with a CPU/FPGA chip, chosen for the prototype phase, are summarized. The HOC computation algorithm is explained through diagrams and clocking figures, and the software dedicated to control the FPGA module is introduced. This part is planned to serve as a tutorial for similar works. Finally, the validation of the measurement system is given. This part covers the laboratory measurements and the in-core experimental campaign performed at the Minerve reactor.

2. Theoretical background

This work focuses on the signal processing of fission chambers. This type of detector is an ionization chamber, containing fissile material in order to detect neutrons. The chamber itself is filled with an argon-based gas pressurised at a few bars. Each detected neutron causes a detector response (i.e. pulse), characteristic to the chamber. The sum of the pulses result the fission chamber signal, which can be described as a shot noise process [4]. The main goal of fission chamber signal processing is to unfold the count rate information, which is directly related to the neutron flux around the chamber.

2.1. Higher order Campbelling

Campbell derived a theorem [5] that links the intensity of a shot noise process consisting of general pulses f(t) with an amplitude distribution to the variance of the process. The generalisation of this theorem was proposed and its complete derivation has been performed in Refs. [6, 7]:

$$s_0 = \frac{\kappa_n}{\langle x^n \rangle \int f^n(t)dt} = \frac{\kappa_n}{C_n}.$$
 (1)

where κ_n is the *n*th order cumulant of the signal, s_0 is the count rate and $\langle x^n \rangle$ stands for the *n*th order raw moment of the pulse amplitude distribution. Commonly, the methods in which $n \geq 3$ are called higher order methods. Eq. (1) shows that if the pulse shape and the amplitude distribution are known (therefore the calibration coefficient C_n is determined), and the cumulant (of any order) of the signal is measured, then the mean count rate s_0 of the signal can be estimated.

The advantages of applying high order Campbelling methods have been intensively studied in Ref. [3, 8]. It was shown that the application of higher order methods efficiently suppresses the impact of various noises. The linearity of the count rate estimation over a wide count rate range (from 10^4 to 10^9 cps) has been verified both numerically and experimentally. It was highlighted that the application of higher than third order methods do not bring any practical advantage and accurate count rate estimation can be achieved with the third order Campbelling based on signal samples of a few ms.

Therefore, the current work is focusing on the application of third order Campbelling method. In this work, the estimation of the third order cumulant is performed by applying an unbiased cumulant estimator, called

k-statistics [9]. If the measured signal consists of N discretely sampled values Y_i , then the third order cumulant estimator is given as:

$$k_3 = \frac{2S_1^3 - 3NS_1S_2 + N^2S_3}{N(N-1)(N-2)},\tag{2}$$

where S_1 , S_2 , S_3 are the first, second and third order sums of the data points defined as

$$S_n = \sum_{i=1}^N Y_i^n. (3)$$

2.2. Smart detector

81

84

90

93

96

Eq. (1) shows that any cumulant of the signal may change not only due to the change in the count rate, but also due to the change in the mean pulse shape or in the amplitude distribution. The higher order methods are particularly sensitive to these changes because of the higher exponents in Eq. (1). The change of the pulse shape and its amplitude may occur due to a malfunction, such as the reduction of detector pressure or the change in the voltage, since these result in a change of the electron drift velocity in the filling gas. During the measurement with a Campbelling device, only the change of the cumulant (therefore the change of the estimated count rate) will be detected, thus one has to be able to decide whether this change occurred due to the change of the neutron flux around the detector or due to the malfunction of the detector.

Therefore, a measurable quantity of the signal has to be defined, which is sensitive to the pulse shape change but not to the count rate change. As previous analytic and numerical studies show [10, 11], the width of the power spectral density (PSD) of the detector signal satisfies this requirement. It was shown that by measuring the width of the PSD, one can detect the change of the pulse shape due to the leakage of the filling gas. The spectral width was defined as the width at the half maximum of the PSD, and it is usually contained in the $[0-20]\,\mathrm{MHz}$ band, which is an easily accessible frequency band with modern instrumentation. In this work the PSD of a signal y(t) is defined as:

$$G_{yy}(f) = \frac{FT(y(t))FT^*(y(t))}{T_m} \tag{4}$$

where FT and FT^* stands for the Fourier transform and its complex conjugate, and T_m is the measurement time.

3. Design of high order Campbelling measurement system

The development of an on-line neutron monitoring system, which makes use of fission chamber signals and works in higher order Campbell mode, requires:

- Capability to convert and process the signal at the output of the available pre-amplifier (between $-10\,\mathrm{V}$ and $10\,\mathrm{V}$ for the typical nuclear instrumentation).
- Real-time computation of the first, second and third order sums of the signal (see Eq. (3)).
- High sampling frequency in order to resolve the signal consisting of pulses with a width of a few tens of nanoseconds.
 - Ability to process a large amount of data in real-time (given that a time window of a few ms has to be applied for accurate estimations).

Since this work aims to develop a prototype system and provide proof of concept, two additional requirements have to be considered:

- Versatility in order to modify the prototype easily and test new implementations.
- Large user community and preferably open source philosophy in order to facilitate the learning required to build a measurement system and to get fast technical support.

3.1. Hardware selection

109

110

111

116

117

120

123

124

125

126

127

128

132

133

134

Recently several single board computers and system on a chip (SoC) boards revolutionized and facilitated the development of digital measurement instruments. Based on the above defined criteria, the Red-Pitaya board [12] was chosen. This board was created to provide a customizable measurement system with a large amount of examples according to the open source philosophy. Due to its low price and relatively large user community, it fulfills all the requirements which were expected at the prototype stage.

The Red-Pitaya board is built around a Xilinx Zync 7010 SoC which embeds an FPGA and a dual core Arm CPU clocked at 668 MHz. The board hosts two Analog-to-Digital Converters (ADC) and two Digital-to-Analog Converters (DAC) which are directly connected to the FPGA. The ADCs have a sampling frequency of 125 MHz and a resolution of 14 bits. The

board provides two measurement ranges through jumper positions: $\pm 0.6\,\mathrm{V}$ and $\pm 16\,\mathrm{V}$. The great strength of the FPGA is the possibility to design a circuit, which allows to process the data in line, therefore reducing the time, and the memory storage for heavy computations. This makes FPGAs ideal to perform simple computing patterns on a vast amount of data in real time. These characteristics fulfill all the above stated requirements to develop an online neutron monitoring system: the board is able to process the signal at the output of the most common pre-amplifiers ([0:10] V for the CEA PADF and [-10:0] V for the Canberra ADS pre-amplifiers applied in this work), to resolve the fission chamber pulses (with a length of few tens of ns), and to perform the real-time processing of large amount of data.

It has to be mentioned, that although it may seem that the CPU could handle all the data processing needed to calculate the high order sums of the signal, the real time computation with the CPU cannot be realized due to the required large amount of data transfer and operations ($\approx 750~{\rm Mop/s}$). Therefore, in the neutron monitoring instrument, the FPGA was dedicated to the low level, time critical, redundant operations (namely computing the power sums of the signal values), whereas more complicated operations were performed on the CPU.

The FPGA of the board is configured using Verilog, a low level Hardware Description Language (HDL), and the softwares running on the CPU are developed in C language. It has to be recognized that development with a hardware description language is more cumbersome than with a normal procedural language (the main constraints are detailed in the following section). Thus, during the design of the instrument the use of the low level computing was kept to a reasonable minimum, in order to facilitate the development and the maintainability of the device. The following sections are devoted to explain the inner design of the new measurement system.

3.2. Third order cumulant measurement system

The most time consuming operations, while computing the third order cumulant estimator k_3 (Eq. 2), are the computations of the sums S_1 , S_2 and S_3 (Eq. 3), since the higher order power of each signal sample is required in real-time. On the other hand, the further operation to compute the estimator k_3 based on the sums has to be done only once at the end of the measurement time and does not exhibit any computational patterns: its integration on FPGA is cumbersome and does not exhibit any significant advantages in computational speed. Consequently, the real-time computation of the sum terms were realized on the FPGA, and, after the transfer of the sums to the

CPU, the final operations to compute the cumulant estimator were performed by a control software running on the CPU.

The developed FPGA module of the measurement system is composed of five algorithmic blocks. Two blocks are dedicated to read and write data for the Processing System (PS, i.e. the computer part of the SoC). One block controls the measurement soft reset. Two blocks are directly related to the computation of the terms required for the third order cumulant estimation. The function and the realization of the last two blocks are detailed below.

3.2.1. Unbiased cumulant estimation FPGA module

The algorithm design starts with the definition of registers (variables used to store data): S1, S2 and S3 contain respectively the sum of single, square and cubic power of the samples for N number of samples. It is favorable to limit the number of samples to a power of 2 to simplify division by N into bit shifting operation. It was shown previously that the proper measurement time for the cumulant was between a hundred of micro-seconds and a few tens of millisecond [3], in terms of number of samples, this corresponds to N between 2^{14} (131 μ s) and 2^{22} (33.5 ms), if the sampling frequency is 125 MHz. The size of the register N was set to 23 bits.

The sizes of s1, s2 and s3 have to be carefully defined, since their sizes have to be adequately large in order to avoid overflows. The development board provides the sample values as two's complement signed 14 bits data: an addition of two samples has to be stored on 15 bits, whereas their multiplication is stored on 28 bits. This implies that s1, which contains up to n summed data has to be 36 bits wide because of the maximum value of n, which is n and n and n and n and n are spectively the sum of square and cubic power of samples.

Once each used register has the proper size, the algorithm can be designed. Two important constraints have to be taken into account at the low level computing. First, every operation in an algorithmic block is performed in parallel during a clock tick; the results of the operations will be available at the end of the clock tick, which prohibits the use of regular procedural programming. However, branching (i.e. conditional tests) does not consume any computation time. Second, only one operand can be used in an operation, which implies to pipeline the computation of square and cubic power over several clock ticks.

Fig. 1 summarizes the implemented algorithm: the main algorithmic block contains a loop dedicated to the computation of the sums. To provide a better understanding of the time operation of the algorithm, Fig. 2 illustrates the clocking diagram for the case N=4.

At each clock tick, the data stream coming from the ADC (adc_output) is stored into two temporary registers (single contains the ADC value and double contains the square of the ADC value), which are used to pipeline the power computation. In the same time, adc_output is added to S1, double to S2 and triple to S3 (triple is also a temporary register dedicated to store the cubic power of samples, it is fed with the result of the multiplication single double).

A sample counter (sample) is incremented at each cycle to keep track of the amount of samples processed since the start of the current measurement. When sample is equal to N, the completion process and the transfer of S1, S2, S3 to registers accessible by the PS (namely S1mem, S2mem, S3mem) begins. To transfer the sums to the area from which the data transfer towards the CPU takes place, intermediate registers (namely S1inter, S2inter, S3inter) have to be used to store the sums. The reason is that the final values of S2 and S3 will be available respectively one and two clock ticks after S1 due to the pipelining, however, the data transfer has to be done in one clock cycle in order not to mix old and new data in registers where the CPU has access.

To achieve the transfer, first the flag data_transfer, responsible for data transfer from intermediate registers to the memory area accessible by CPUs, is set to false. In the same clock tick, when sample is equal to N, the flag specifying the availability of S1 (S1ready) is set to true, while the flags indicating the availability of S2 and S3 (S2ready and S3ready) are set to false.

In the next clock tick, a test S1ready==true allows S1 to be transferred to the intermediate register S1inter, while the computation of S1 for the next measurement restarts. At the same time, S2ready is set to true since S2 will be ready for the next tick. During the following tick, a test S2ready==true allows S2 to be copied to S2inter and its computation restarts, while S3ready is also set to true. In the next clock tick, the test S3ready==true is verified and the copy of S3 to S3interm is performed; a register which keeps track of measurement time (time_stamp) is incremented and the flag data_transfer is reset to true. All the sums can now be copied from intermediate registers to the ones accessible by the PS (the algorithmic block responsible for this transfer is summarized in Fig.3)), while the registers containing the sums, S1, S2, S3 are already filled with the data of the new measurement.

3.2.2. Control software of the high order Campbelling module

A software was written in a high level programming language to control the FPGA module. Its main task is to read the data provided by the FPGA at the designated memory addresses, to construct the estimator k3 and to make it available for further processing. At this phase, two constraints have

to be considered to fulfill the requirements of real-time monitoring: first, the software must be capable to construct the estimator in a time window shorter than the duration of the measurement without being slowed down by the post-processing of data. Second, it should not miss any measurement and should store each result produced in the memory for further processing.

In order to fulfill these requirements, the software design uses two threads, which allow to take advantage of the dual core architecture. One transfers the available measurement into the memory of the PS: it reads the time stamp computed by the FPGA, and if this time is larger than the one stored in computer memory, S1, S2 and S3 are transferred and k3 estimation is constructed. The second thread is responsible for heavy and slow processes such as printing and saving the cumulant estimator. It has only access to the data provided by the measurement thread. In order not to lose data, a FIFO (First In First Out) pile is used by the measurement thread to store the terms of the cumulant. Both threads are detailed through diagrams available in Fig. 4 and Fig. 5.




Figure 1: The algorithm for the computation of the terms of the estimator k3: S1, S2 and S3.




Figure 2: Clocking diagram of the algorithm dedicated to compute the sums. For the sake of simplicity, the number of samples per measurement is set to N=4. The rectangles represent the state of registers at each tick. The arrows summarize the operation performed during the tick. The bubbles are related to flags indicating the end the computation and initiating memory transfer.




Figure 3: Diagram of the algorithmic block dedicated to transfer data from the computing block to the block in charge of communication between the FPGA and the PS.




Figure 4: Diagram of the HOC measurement system control software.




Figure 5: The scheme of the measurement loop (called by the measurement thread independently from the main software).

3.3. Smart detector system

The measurement prototype was completed with smart detector capabilities in order to detect the change in the width of the power spectral density, which indicates a possible malfunction during operation.

As it was shown previously [11], it is satisfactory to monitor the power spectral density on the s time scale. In order to minimize the necessary change in the FPGA modules developed for the higher order cumulant computations, in the smart detector module, the FPGA (controlled by the PS) is responsible only for recording the raw data. The complex data processing, such as computing the PSD and determining its width, is done on the CPU with specific C routines from the GSL (GNU Scientific Library) [13].

3.3.1. Smart detector FPGA module

The hardware part of the smart detector module consists of a punctual raw data recorder which makes use of the block RAM available on the FPGA; the Artix-7 has 60 blocks of 36 kB RAM, which can have a limited set of configurations [14]: Since the data coming from the ADC are 14 bits wide, only 2¹⁶ data points (0.524 ms) can be stored in the memory.

The FPGA module is constructed from three algorithmic blocks, summarized in Fig. 6: the first one stores ADC data into a memory buffer, while the second and third one deal respectively with data transfer to the PS and with message dispatching through the smart detector module.

For the sake of simplicity, it was decided to use the memory transfer algorithm included in the Red-Pitaya project and a serialised architecture to move the data buffer from the FPGA to the PS: the PS sends the memory address to be read and the memory transfer code block makes ready the related data (buff[yraw_read_addr]) for an eventual read command.

Even with a limited signal length and slow memory transfer ($\approx 12.5\,\mathrm{Mdata/s}$), this architecture is suitable for the fission chamber failure detection. Nevertheless, in the future, it is possible to improve this module: since the granularity of memory transfer is 32 bits, transferring more than one 14 bits of useful data in a clock tick could speed up the transfer to the PS by a factor 2.

3.3.2. Control software of the smart detector module

The control software of the Campbell measurement system was extended, in order to include the smart detector capabilities. The general architecture remains the same: two threads are running on the two cores of the CPU. One is dedicated to the measurement and only does lightweight processing, whereas the other is responsible for heavy data processing (as shown in




Figure 6: Smart detector algorithm implemented on the FPGA. The register ${\tt ADC}$ represents a raw sample.

Fig. 7). A flag, set by the user at the program start-up (compute_psd), enables the smart detector module.

The measurement thread was adapted to transfer signal segments: one flag is shared with the data processing thread, psd_compute_flag is used to notify the FPGA that the signal buffer has to be filled. Then, the measurement thread checks periodically if the data buffer is ready. Once it is ready, the data is transferred. When a complete signal segment has been transferred, the measurement thread indicates it with psd_compute_flag.

The data processing thread is in charge of the PSD computation. When the buffer data is ready to be processed, the thread proceeds to the PSD computation after requesting a new signal segment. The spectrum is computed using the Bartlett's method. When the the amount of computed spectra reaches MAX_PSD, an average spectrum is computed, and the width of the spectrum is estimated. Finally, the mean spectrum is saved on the disk.

322 4. Experimental validation

The measurement system prototype was tested through several experiments. During the development phase, experiments in laboratory were performed to check whether the FPGA modules are well implemented. Finally,
the measurement system was connected to fission chambers and tested in
the Minerve reactor [15] under real working conditions. The measurements
and the obtained results are detailed in the following sections.

4.1. Laboratory validation

Both the higher order Campbelling and the smart detector modules were tested first with a signal generator and simulated signals, in order to compare the measured output with the known input.

333 4.1.1. Validation of the HOC measurement system

The validation of the HOC measurement system was done in two steps. In the first step, the proper computation and transfer of S1, S2 and S3 was checked by replacing the ADC input data by a constant value of 2. It was verified that for N samples, the computed sums S_1 , S_2 and S_3 are equal to 2N, 4N and 8N, respectively.

In the second step, the accuracy of the third order cumulant estimation was tested with Poisson pulse trains (i.e. shot noise) simulated by a pulse train generator code. The simulated pulse trains consisted of exponential damped pulses with a width of around 100 ns and random, normally distributed amplitude. The count rates were varying between $4 \cdot 10^5$ and




Figure 7: The control software dedicated to the smart detector module. (Only the measurement thread communicates with the FPGA smart detector module, even if the request for a new measurement is sent through the shared variable psd_compute_flag by the data processing thread.)

 $4\cdot 10^7\,\mathrm{c/s}$. The pulse trains were loaded to a Tektronix AWG 5012 signal generator (in the proper format) and the test signal was generated. The datasets were 0.128 second long, with a sampling time of 8 ns and the pulse amplitude selected to be consistent with the output of a typical fission chamber measurement chain (3% of the $\pm 16\,\mathrm{V}$ range were used). For each pulse train, the third order cumulant estimator was computed before uploading to the signal generator and compared with the estimation of the measurement system. The results are summarized in the Table 1.

The measured third order cumulants are close to the computed ones. A maximum of 3.5 % of relative overestimation was found during these tests. The discrepancy is most probably due to the electronics transfer function and the truncation made by the ADC. Investigations have shown that the transfer function results in a slight reshaping, therefore the measured estimation is slightly higher than the computed cumulant. Nevertheless, in practical situations, the calibration methodology will inherently take into account the reshaping, hence the count rate will not be overestimated.

c. rate (c/s)	k3 (computed)	$k3_a$ (measurement)	$k3_b$ (measurement)	
$4 \cdot 10^{5}$	$1.15 \cdot 10^{-5}$	$(1.19\pm0.02)\cdot10^{-5}$	$(1.27\pm0.27)\cdot10^{-5}$	
$4 \cdot 10^{6}$	$2.84 \cdot 10^{-5}$	$(2.90\pm0.01)\cdot10^{-5}$	$(2.91\pm0.19)\cdot10^{-5}$	
$4 \cdot 10^7$	$5.70 \cdot 10^{-5}$	$(5.85 \pm 0.02) \cdot 10^{-5}$	$(5.86\pm0.36)\cdot10^{-5}$	

Table 1: Computed and measured third order estimators for pulse trains at various count rates. $k3_a$ refers to the estimation based on 34 ms samples and $k3_b$ refers to the estimation based on 262 μ s samples.

4.1.2. Smart detector module validation

In order to test the smart detector module and the PSD measurement capability of the system, several pulse trains with a length of $0.128\,\mathrm{s}$ were simulated, and played with the signal generator. The trains contained Gaussian shaped pulses with a mean count rate of $10^6\,\mathrm{c/s}$. The width (i.e. the standard deviation of the Gaussian) of the pulses was changed (5 ns, 10 ns and 15 ns were simulated).

The obtained power spectral densities are available in Fig. 8. The spectrum shape is characteristic of the pulse shape. The line centered around 1 MHz and its harmonics are artifacts due to the fact that the same 0.128 signal was played periodically. The smart detector module demonstrated proper functioning, since it was capable to detect the change in the spectral width.




Figure 8: PSD obtained with simulated pulse trains.

4.2. In reactor validation

Finally, the measurement device was tested during an experimental campaign at the Minerve facility of CEA.

Several setups were realized in order to assess the compatibility of the device with standard nuclear instrumentation. During the campaign, two preamplifiers were used: the ADS, manufactured by Canberra and the PADF designed by the CEA instrumentation and electronics laboratory. These pre-amplifiers are different in their output voltage and transfer function.

In order to cover a wide count rate range, two types of fission chambers were tested during the experiments: the CFUL01 (a relatively large chamber, which contains 1 g of 235 U; its pulse is around 80 ns wide) and the CFUR (a rather small chamber, which contains $10\,\mu g$ of 235 U; its pulse is around 20 ns wide). At the same neutron flux, the CFUR chamber results in 5 orders of magnitude lower count rate than the CFUL01.

The CFUL01 chamber was located in the surrounding of the driver zone, whereas the CFUR was installed in the center of the reactor.

During the campaign, the following experiments were performed in order to assess various aspects of the measurement device: • Cumulant estimation with the CFUL01 and the PADF at various power levels: to assess the linearity of the measurement system.

- Cumulant estimation with the CFUR and the PADF at various power levels: to assess the limits of the system at low count rates.
 - Pulse train recording with the CFUR and the PADF at various power levels: to calibrate the HOC system (in order to retrieve the count rate with the higher order method), and to estimate the count rate with pulse counting algorithms.
 - PSD measurement with the CFUL01 and the ADS pre-amplifier with various bias voltages: to simulate a detector failure and to measure the change of the spectral width.

The main goals were to assess the linearity of the third order cumulant estimation, to assess the physical sense of the measured values by performing a calibration in order to determine the count rate, and to verify the raw signal recording and PSD computing capability of the tool.

4.2.1. Third order cumulant measurements, CFUL01/PADF

The third order cumulant has been estimated at reactor powers between 10 W and 80 W with the CFUL01, based on 33 ms time windows. Both the ± 0.6 V and the ± 16 V input ranges have been used, in order to assess the linearity with both ranges.

The signal saturates at 30 W reactor power, when measured with low voltage range. Therefore, only two measurements were done with this range (at 10 W and 20 W). The cumulant over power ratios are $(4.04 \pm 0.36) \cdot 10^6$ (a.u.).W⁻¹ and $(4.11 \pm 0.28) \cdot 10^6$ (a.u.).W⁻¹ for the 10 W and 20 W power, respectively. Although, in the future a better resolution of the power is needed to draw deeper conclusion, the good agreement of the ratios implies that the behavior is linear.

With the $\pm 16\,\mathrm{V}$ range, the whole power range was covered. The obtained cumulant estimations are presented in Fig. 9. The measured third order cumulant shows linearity with the reactor power. The departure from linearity is lower than 1.6 %, and this departure is due to the random error of the estimation.

In order to estimate the count rate, the measurement chain has to be calibrated. The calibration, through applying the methodology described in [8] (namely, to evaluate the coefficient C_n in Eq. (1) by determining the mean pulse and the pulse amplitude distribution at low power), was




Figure 9: Third order cumulant recorded with the ± 16 V range as a function of the reactor power.

planned to be done during the post-processing of recorded signal samples. Unfortunately, for this purpose the signal was recorded with the high voltage range, which was not appropriate to discriminate properly the single pulses from the noise. In the future, when further reactor time can be obtained for similar measurement purpose, the calibration is going to be repeated with the low voltage range as well. This may introduce some inconvenience, 432 since the measurements done with the high voltage range, will be calibrated 433 with measurements done with the low voltage range. In order to avoid 434 similar problems, a new calibration procedure is also under development, which can be performed during the real-time operation, and does not require post-processing. Nevertheless, the measurement with the CFUL01 was still 437 valuable to assess the linear cumulant estimation of the measurement device. 438

4.2.2. Third order cumulant measurements, CFUR/PADF

439

440

441

442

443

Measurements with the CFUR chamber were performed only with the low voltage range, since the count rate of the signal was expected to be rather low at the power range of Minerve.

The measurements were done at 40 W and 80 W power level. The results are summarized in Table 2. The cumulant estimation based on one 33 ms long sample results in a high standard deviation, which is expected since at

these count rates only few pulses appear during one sample, and the number of observed pulses is uncertain. Nevertheless, the expected value of the 447 cumulant estimator was based on 1900, 33 ms long signal samples, therefore the overall deviation of the estimated mean cumulant is less than 2.3%. (In comparison, when all the control rods were inserted and the estimation was 450 based solely on the noise of the system, the estimated third order cumulant 451 appeared to be 350 ± 50 a.u., which is less than the deviation of the cumulant 452 estimation for the fission chamber signal at power). The mean cumulant 453 over the power ratios show good agreement, which implies linear behaviour. For the estimated count rates (discussed later), the deviation refers to 400. 0.52 ms sample, not only to one sample.

Table 2: Cumulant and count rate estimations with the HOC module and with pulse counting. The (a) cumulant and the corresponding uncertainties are obtained on 33 ms samples. Results (b) are the average cumulant over power computed on 1900, 33 ms long measurements; the presented uncertainty take into account the uncertainty on the cumulant and on the power estimation. The (c) data corresponds to the count rate estimated with HOC method on 1900, 33 ms long measurement while the (d) data corresponds to the reference count rate estimated with a counting algorithm on 400, 0.52 ms samples.

Pow. (W)	$^{(a)}k_3$ (a.u.)	(- / /	$^{(c)}\mathrm{HOC}\;s_0\mathrm{c/s}$	$^{(d)}$ Ref. $s_0 \mathrm{c/s}$
40	$(1.18 \pm 0.39)10^4$	$295{\pm}12$	3430 ± 354	(2861 ± 118)
80	$(2.38\pm0.56)\ 10^4$	297 ± 10	6918 ± 686	(6103 ± 171)

To calibrate the fission chamber through the methodology presented in Ref. [8], the raw signal recorder module (dedicated to the smart detector application) was used. Several signal segments were recorded at 80 W and the pulses were isolated during post-processing in order to determine the calibration coefficient introduced in Eq. (1). From the measurements nearly 2700 pulses were isolated, which allows to reach acceptable statistics. The mean pulse shape and the amplitude distribution of the pulses is illustrated in Fig. 10. The dynamic of the measurement system allowed to discriminate the pulses from the noise and the resolution is fine enough to observe even the current bouncing back from the cable (a small bump following the main pulse). The prototype is capable of working as a raw signal recorder as well. The estimated calibration coefficient for the third order is:

457

458

459

460

461

464

465

466

469

$$C_{clas} = 3.44 \pm 0.3 \, (a.u.).s/c$$
 (5)

The calibration factor has a large uncertainty, which show the disavantage




Figure 10: Left: mean pulse shape computed from single pulses recorded at 80 W. Right: amplitude distribution of pulses computed on datasets recorded at 80 W.

of this methodology. The uncertainty mainly comes from errors on pulse amplitude estimation (noise, quantization error) and from error on the pulse shape integrate (offset evaluation, proper positioning of each recordesd pulse shape). As it was highlighted in Ref. [8] as well, for the high order methods an empirical calibration may be favorable. Such calibration is not plausible for the traditional Campbelling method, due to the linearity gap between pulse counting methods and the second order Campbelling.

In order to obtain a reference count rate, 400 signal segments recorded at 40 W and 400 segments recorded at 80 W were analyzed with pulse counting method as well. The estimated count rates obtained by pulse counting, and the ones computed from the calibrated higher order Campbelling are included in Table 2. It has to be highlighted again that the standard deviation refers to the $400 \cdot 0.52 \, \mathrm{ms}$ long signal sample for the counting results, whereas for the calibrated HOC the standard deviation is related to the $1900 \cdot 33 \, \mathrm{ms}$ long signal. The standard deviation of an estimation based on one $0.52 \, \mathrm{ms}$ sample is much higher for the pulse count, but the goal was to define the reference (i.e. the real) count rate of the chamber at these powers. The good agreement of the estimated count rates show that the results measured by the HOC system are physically correct. The results also imply that monitoring at really low count rates (in the order of $10^3 \, \mathrm{cps}$) is possible with higher order Campbelling, but longer measurements are necessary (nevertheless, the same holds for pulse mode measurements as well).

4.2.3. PSD measurements, CFUL01/ADS

During the tests of the smart detector module, only the ADS pre-amplifier was available, which allowed to verify that the device is capable to work with other instruments as well.

The ADS pre-amplifier and a CFUL01 chamber were used to test the smart detector module. Using the CFUL01 was advantageous for this purpose, since it has a higher count rate, therefore its power spectral density can be measured more accurately during real-time operation.

In the current experimental work, the change of the pulse shape was achieved by changing the fission chamber voltage within the saturation regime. The increase of the voltage has similar effects on the pulse width as the decrease of the gas pressure, but it is simpler to change the voltage during the measurement.

Measurements were taken at a constant reactor power of 20 W with the voltage changed between 600 V and 850 V. For each applied voltage, the PSD was constructed by using 4000 datasets of 0.52 ms long signals. The low variance of the spectra estimated from this amount of data, allows to distinguish a change in the spectral width as small as 50 kHz. The measured PSD and the estimated spectral width are presented in Fig. 11. The slight oscillation of the PSD is an artifact due to the applied cable. As expected, the spectral width increases with the increase of the applied voltage, and it saturates at high voltages. The reason of the saturation of the spectral width is the saturation of the electron drift velocity in argon-nitrogen mixtures at high reduced electric fields [16].

Therefore, the proof of concept of the smart detector is validated: it is possible to detect a change of mean pulse shape from investigating the power spectral density, and the measurement noise and the low frequency filtering of the system have negligible influence on the determination of the spectral width.

Although, in the current experiment, the time needed to record and process the 4000 datasets is approximately 300 s due to the slow data transfer, this already allows to perform tests in every 5 minutes to assess whether the chamber malfunctions. However, the processing time of the smart detector prototype could be reduced by a factor of 3 by using optimised FFT routines, and in the future even faster tests can be achieved for the industrial application by implementing the same method on a board with better performance.




Figure 11: Left: PSD as a function of the applied voltage. Right: Spectral width as a function of the polarisation voltage.

5. Conclusion

An innovative measurement system prototype for real-time neutron monitoring was presented and validated through this paper. The prototype was built using an open source CPU/FPGA device with ADC on board. Such architecture has several advantages: time critical, simple operations can be performed on the FPGA, immediately after recording the data, whereas complex and heavy data processing can be performed on the CPU. The simplicity of the chosen board (Red-Pitaya) allowed fast and straightforward development.

The main purpose was to prove the feasibility of a real time neutron flux monitoring system using the third order Campbell mode. This method suppresses the impact of noise and provides wide range of operation. In this work it was shown that the method is even capable to work at count rates as low as 10^3 cps.

In the work, the concept of fission chamber failure detection was also included. The self monitoring capability of the system is based on detecting the change in the width of the power spectral density of the signal.

The paper provides detailed description of the implemented FPGA algorithms and the control software running on the CPU. All the challenges and solutions were highlighted in order to serve as a tutorial for similar developments.

The reliability of the concepts and the robustness of the device was tested through an experimental campaign at the Minerve reactor. The linear response and the real time operation of the device was verified over a wide power range. Through the calibration of the system the physical validity of the measured results was assessed. The self monitoring capability was also tested, the system is capable to detect the change in the voltage set between the electrodes of the chamber.

The work included the calibration of the device (i.e. to estimate the count rate from the third order cumulant). Since the calibration of the system is rather elaborate, a simpler, automatic and real time calibration procedure is under development.

For industrial usage, the next step is going to be the implementation of the same concepts on a board which has better performance in order to achieve faster self monitoring capability.

564 Acknowledgment

550

551

552

554

555

556

557

558

560

561

562

563

565

566

This study was partly supported by the CEA INSNU and TECNA Projects and by the Swedish Research Council (Grant No.B0774801). This study was also part of an on-going collaboration project on the instrumentation and safety of sodium cooled fast reactors between Chalmers and CEA.

- [1] C. Jammes, N. Chapoutier, P. Filliatre, J. P. Jeannot, F. Jadot, D. Verrier, A.-C. Scholer, B. Bernardin, Neutron flux monitoring system of the French GEN-IV SFR: Assessment of diverse solutions for in-vessel detector installation, Nuclear Engineering and Design 270 (2014) 272–282.
- [2] C. Jammes, P. Filliatre, B. Geslot, T. Domenech, S. Normand, Assessment of the high temperature fission chamber technology for the french fast reactor program, IEEE Transactions on Nuclear Science 59 (2012) 1351–1359.
- 578 [3] Zs. Elter, M. Bakkali, C. Jammes, I. Pázsit, Performance of Higher
 579 Order Campbell methods, Part I: review and numerical convergence
 580 study, Nuclear Instruments and Methods in Physics Research Section
 581 A: Accelerators, Spectrometers, Detectors and Associated Equipment
 582 821 (2016) 66 72. doi:http://dx.doi.org/10.1016/j.nima.2016.03.023.
 583 URL http://www.sciencedirect.com/science/article/pii/
 584 S0168900216300420

- [4] Zs. Elter, C. Jammes, I. Pázsit, L. Pál, P. Filliatre, Performance investigation of the pulse and Campbelling modes of a fission chamber using a Poisson pulse train simulation code, Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment 774 (2015) 60–67. doi:http://dx.doi.org/10.1016/j.nima.2014.11.065.
- [5] N. R. Campbell, V. J. Francis, A theory of valve and circuit noise,
 Journal of the Institution of Electrical Engineers-Part III: Radio and
 Communication Engineering 93 (1946) 45–52.
- [6] I. Lux, A. Baranyai, Higher order campbell techniques for neutron flux
 measurement, Nuclear Instruments and Methods in Physics Research
 202 (1982) 469–475.
- [7] L. Pál, I. Pázsit, Zs. Elter, Comments on the stochastic characteristics
 of fission chamber signals, Nuclear Instruments and Methods in Physics
 Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment 763 (2014) 44–52.
- [8] Zs. Elter, G. de Izarra, P. F. C. Jammes, I. Pázsit, Performance of Higher
 Order Campbell methods, Part II: calibration and experimental application, Nuclear Instruments & Methods in Physics Research, Section A:
 Accelerators, Spectrometers, Detectors, and Associated Equipment 835
 (2016) 86–93.
- [9] E. Parzen, Stochastic Processes, Classics in Applied Mathematics, 1999.
- [10] L. Pál, I. Pázsit, Campbelling-type theory of fission chamber signals generated by neutron chains in a multiplying medium., Nucl. Instr. Meth. A 794 (2015) 90–101.
- [11] Zs. Elter, P. Filliatre, G. de Izarra, I. Pázsit, C. Jammes, Self-monitoring
 fission chamber: theoretical groundwork, in: Physor conference, 2016.
- [12] Red-pitaya website (june 2016), http://redpitaya.com/.
- [13] M. Galassi, J. Davies, J. Theiler, B. Gough, al., GNU Scientific Library Reference Manual (3rd Ed.) (2009).
- 615 [14] Xilinx, 7 Series FPGAs Memory Resources, 2014.
- [15] G. Bignan, P. Fougeras, P. Blaise, J.-P. Hudelot, F. Mellier, Reactor physics experiments on zero power reactors, in: D. Cacuci (Ed.), Handbook of Nuclear Engineering, Springer US, 2010, pp. 2053–2184.

[16] G. Haddad, Drift velocity of electrons in nitrogen-argon mixtures, Aust.
 J. Phys. 36 (1983) 297–303.