

Design of a high order Campbelling mode measurement system using open source hardware

G. de Izarra^a, Zs. Elter^{b,c}, C. Jammes^c

^aCEA, DEN,DER, Experimental Programs Laboratory, Cadarache,
F-13108 Saint-Paul-lez-Durance, France

^bChalmers University of Technology, Department of Physics, Division of Subatomic and
Plasma Physics,
SE-412 96 Göteborg, Sweden

^cCEA, DEN,DER, Instrumentation, Sensors and Dosimetry Laboratory, Cadarache,
F-13108 Saint-Paul-lez-Durance, France

Abstract

This paper reviews a new, real-time measurement instrument dedicated for online neutron monitoring with fission chambers in nuclear reactors. The instrument implements the higher order Campbelling methods and self-monitoring capabilities on an open source development board. The board includes an CPU/FPGA System on a Chip.

The feasibility of the measurement instrument was tested both in laboratory with a signal generator and in the Minerve reactor. It is shown that the instrument provides reliable and robust count rate estimation over a wide reactor power range based on the third order statistics of the fission chamber signal. In addition, the system is able to identify whether the measured count rate change is due to the malfunction of the detector or due to the change in the neutron flux. The applied self-monitoring method is based on the change of the frequency dependence of the power spectral density of the fission chamber signal. During the experimental verification, the considered malfunction was the change of the polarization voltage.

Keywords: High order Campbelling, FPGA, Measurement system, Count rate estimation

PACS: 29.85.-c, 28.50.Dr, 28.41.Rc

1. Introduction

The recent development of French Sodium-cooled Fast Reactor (SFR) induces the need for novel neutron flux monitoring systems in order to en-

hance the safety features. Given the configuration of the pool type SFR, the neutron instrumentation is planned to be installed in the reactor vessel in order to monitor the neutron flux over ≈ 9 orders of magnitude [1]. The high temperature fission chambers are the best candidate for this purpose, since the typical temperature in the vicinity of the core is around 500 °C [2]. This detector type was extensively studied at the CEA during the nineties and is still under active development. In addition, a research effort is currently done in order to exploit the wide flux range monitoring capability of fission chambers: it was previously shown that the use of the higher order Campbell mode (HOC) provides a linear estimation of the neutron flux over a wide range of count rate by suppressing the impact of noise [3]. Compared to the pulse counting techniques, the HOC method does not need fission chambers designed to have a low count rate ($\approx 10^4$ c/s) in a desired flux condition; it limits the number of needed detector to monitor the neutron flux and the associated difficulties. Moreover, since the pulse counting needs low count rate to be efficient, it induce long measurement time to reach an acceptable uncertainty which may be not compatible for real time monitoring. With a fission chamber designed to have a count rate around $\approx 10^6$ c/s, the uncertainty is smaller and measurement of few milliseconds only are needed, which make the real time HOC monitoring possible.

In this framework, a HOC measurement system prototype was developed at the CEA Cadarache. The main goal of the work is to assess the feasibility and to prepare the industrial usage of such measurement system. The measurement device was completed with a fission chamber malfunction detection module (referred later as self-monitoring, or smart detector capability).

In this paper, the implementation of the HOC method on an open source hardware development board is detailed. First, the general theory of HOC is discussed briefly and the most important advantages of its application are highlighted. The theoretical basis of the fission chamber malfunction detection is also reviewed. Second, the design of the Campbell measurement system is presented: the requirements and the characteristics of the open source hardware with a CPU/FPGA chip, chosen for the prototype phase, are summarized. The HOC computation algorithm is explained through diagrams and clocking figures, and the software dedicated to control the FPGA module is introduced. This part is planned to serve as a tutorial for similar works. Finally, the validation of the measurement system is given. This part covers the laboratory measurements and the in-core experimental campaign performed at the Minerve reactor.

42 2. Theoretical background

43 This work focuses on the signal processing of fission chambers. This
 44 type of detector is an ionization chamber, containing fissile material in order
 45 to detect neutrons. The chamber itself is filled with an argon-based gas
 46 pressurised at a few bars. Each detected neutron causes a detector response
 47 (i.e. pulse), characteristic to the chamber. The sum of the pulses result the
 48 fission chamber signal, which can be described as a shot noise process [4].
 49 The main goal of fission chamber signal processing is to unfold the count
 50 rate information, which is directly related to the neutron flux around the
 51 chamber.

52 2.1. Higher order Campbelling

53 Campbell derived a theorem [5] that links the intensity of a shot noise
 54 process consisting of general pulses $f(t)$ with an amplitude distribution to
 55 the variance of the process. The generalisation of this theorem was proposed
 56 and its complete derivation has been performed in Refs. [6, 7]:

$$s_0 = \frac{\kappa_n}{\langle x^n \rangle \int f^n(t) dt} = \frac{\kappa_n}{C_n}. \quad (1)$$

57 where κ_n is the n th order cumulant of the signal, s_0 is the count rate and
 58 $\langle x^n \rangle$ stands for the n th order raw moment of the pulse amplitude distri-
 59 bution. Commonly, the methods in which $n \geq 3$ are called higher order
 60 methods. Eq. (1) shows that if the pulse shape and the amplitude distribu-
 61 tion are known (therefore the calibration coefficient C_n is determined), and
 62 the cumulant (of any order) of the signal is measured, then the mean count
 63 rate s_0 of the signal can be estimated.

64 The advantages of applying high order Campbelling methods have been
 65 intensively studied in Ref. [3, 8]. It was shown that the application of higher
 66 order methods efficiently suppresses the impact of various noises. The lin-
 67 earity of the count rate estimation over a wide count rate range (from 10^4
 68 to 10^9 cps) has been verified both numerically and experimentally. It was
 69 highlighted that the application of higher than third order methods do not
 70 bring any practical advantage and accurate count rate estimation can be
 71 achieved with the third order Campbelling based on signal samples of a few
 72 ms.

73 Therefore, the current work is focusing on the application of third or-
 74 der Campbelling method. In this work, the estimation of the third order
 75 cumulant is performed by applying an unbiased cumulant estimator, called

76 k-statistics [9]. If the measured signal consists of N discretely sampled values
 77 Y_i , then the third order cumulant estimator is given as:

$$k_3 = \frac{2S_1^3 - 3NS_1S_2 + N^2S_3}{N(N-1)(N-2)}, \quad (2)$$

78 where S_1, S_2, S_3 are the first, second and third order sums of the data points
 79 defined as

$$S_n = \sum_{i=1}^N Y_i^n. \quad (3)$$

80 2.2. Smart detector

81 Eq. (1) shows that any cumulant of the signal may change not only due
 82 to the change in the count rate, but also due to the change in the mean
 83 pulse shape or in the amplitude distribution. The higher order methods are
 84 particularly sensitive to these changes because of the higher exponents in
 85 Eq. (1). The change of the pulse shape and its amplitude may occur due
 86 to a malfunction, such as the reduction of detector pressure or the change
 87 in the voltage, since these result in a change of the electron drift velocity
 88 in the filling gas. During the measurement with a Campbelling device, only
 89 the change of the cumulant (therefore the change of the estimated count
 90 rate) will be detected, thus one has to be able to decide whether this change
 91 occurred due to the change of the neutron flux around the detector or due
 92 to the malfunction of the detector.

93 Therefore, a measurable quantity of the signal has to be defined, which
 94 is sensitive to the pulse shape change but not to the count rate change. As
 95 previous analytic and numerical studies show [10, 11], the width of the power
 96 spectral density (PSD) of the detector signal satisfies this requirement. It
 97 was shown that by measuring the width of the PSD, one can detect the
 98 change of the pulse shape due to the leakage of the filling gas. The spectral
 99 width was defined as the width at the half maximum of the PSD, and it
 100 is usually contained in the $[0 - 20]$ MHz band, which is an easily accessible
 101 frequency band with modern instrumentation. In this work the PSD of a
 102 signal $y(t)$ is defined as:

$$G_{yy}(f) = \frac{FT(y(t))FT^*(y(t))}{T_m} \quad (4)$$

103 where FT and FT^* stands for the Fourier transform and its complex conju-
 104 gate, and T_m is the measurement time.

105 3. Design of high order Campbelling measurement system

106 The development of an on-line neutron monitoring system, which makes
107 use of fission chamber signals and works in higher order Campbell mode,
108 requires:

- 109 • Capability to convert and process the signal at the output of the avail-
110 able pre-amplifier (between -10 V and 10 V for the typical nuclear
111 instrumentation).
- 112 • Real-time computation of the first, second and third order sums of the
113 signal (see Eq. (3)).
- 114 • High sampling frequency in order to resolve the signal consisting of
115 pulses with a width of a few tens of nanoseconds.
- 116 • Ability to process a large amount of data in real-time (given that a
117 time window of a few ms has to be applied for accurate estimations).

118 Since this work aims to develop a prototype system and provide proof of
119 concept, two additional requirements have to be considered:

- 120 • Versatility in order to modify the prototype easily and test new imple-
121 mentations.
- 122 • Large user community and preferably open source philosophy in order
123 to facilitate the learning required to build a measurement system and
124 to get fast technical support.

125 3.1. Hardware selection

126 Recently several single board computers and system on a chip (SoC)
127 boards revolutionized and facilitated the development of digital measurement
128 instruments. Based on the above defined criteria, the Red-Pitaya board [12]
129 was chosen. This board was created to provide a customizable measurement
130 system with a large amount of examples according to the open source phi-
131 losophy. Due to its low price and relatively large user community, it fulfills
132 all the requirements which were expected at the prototype stage.

133 The Red-Pitaya board is built around a Xilinx Zync 7010 SoC which
134 embeds an FPGA and a dual core Arm CPU clocked at 668 MHz. The
135 board hosts two Analog-to-Digital Converters (ADC) and two Digital-to-
136 Analog Converters (DAC) which are directly connected to the FPGA. The
137 ADCs have a sampling frequency of 125 MHz and a resolution of 14 bits. The

board provides two measurement ranges through jumper positions: ± 0.6 V and ± 16 V. The great strength of the FPGA is the possibility to design a circuit, which allows to process the data in line, therefore reducing the time, and the memory storage for heavy computations. This makes FPGAs ideal to perform simple computing patterns on a vast amount of data in real time. These characteristics fulfill all the above stated requirements to develop an online neutron monitoring system: the board is able to process the signal at the output of the most common pre-amplifiers ($[0 : 10]$ V for the CEA PADF and $[-10 : 0]$ V for the Canberra ADS pre-amplifiers applied in this work), to resolve the fission chamber pulses (with a length of few tens of ns), and to perform the real-time processing of large amount of data.

It has to be mentioned, that although it may seem that the CPU could handle all the data processing needed to calculate the high order sums of the signal, the real time computation with the CPU cannot be realized due to the required large amount of data transfer and operations (≈ 750 Mop/s). Therefore, in the neutron monitoring instrument, the FPGA was dedicated to the low level, time critical, redundant operations (namely computing the power sums of the signal values), whereas more complicated operations were performed on the CPU.

The FPGA of the board is configured using Verilog, a low level Hardware Description Language (HDL), and the softwares running on the CPU are developed in C language. It has to be recognized that development with a hardware description language is more cumbersome than with a normal procedural language (the main constraints are detailed in the following section). Thus, during the design of the instrument the use of the low level computing was kept to a reasonable minimum, in order to facilitate the development and the maintainability of the device. The following sections are devoted to explain the inner design of the new measurement system.

3.2. Third order cumulant measurement system

The most time consuming operations, while computing the third order cumulant estimator k_3 (Eq. 2), are the computations of the sums S_1 , S_2 and S_3 (Eq. 3), since the higher order power of each signal sample is required in real-time. On the other hand, the further operation to compute the estimator k_3 based on the sums has to be done only once at the end of the measurement time and does not exhibit any computational patterns: its integration on FPGA is cumbersome and does not exhibit any significant advantages in computational speed. Consequently, the real-time computation of the sum terms were realized on the FPGA, and, after the transfer of the sums to the

176 CPU, the final operations to compute the cumulant estimator were performed
 177 by a control software running on the CPU.

178 The developed FPGA module of the measurement system is composed of
 179 five algorithmic blocks. Two blocks are dedicated to read and write data for
 180 the Processing System (PS, i.e. the computer part of the SoC). One block
 181 controls the measurement soft reset. Two blocks are directly related to the
 182 computation of the terms required for the third order cumulant estimation.
 183 The function and the realization of the last two blocks are detailed below.

184 3.2.1. Unbiased cumulant estimation FPGA module

185 The algorithm design starts with the definition of registers (variables used
 186 to store data): `s1`, `s2` and `s3` contain respectively the sum of single, square
 187 and cubic power of the samples for N number of samples. It is favorable to
 188 limit the number of samples to a power of 2 to simplify division by N into bit
 189 shifting operation. It was shown previously that the proper measurement
 190 time for the cumulant was between a hundred of micro-seconds and a few
 191 tens of millisecond [3], in terms of number of samples, this corresponds to
 192 N between 2^{14} ($131\mu s$) and 2^{22} (33.5 ms), if the sampling frequency is 125
 193 MHz. The size of the register N was set to 23 bits.

194 The sizes of `s1`, `s2` and `s3` have to be carefully defined, since their sizes
 195 have to be adequately large in order to avoid overflows. The development
 196 board provides the sample values as two's complement signed 14 bits data:
 197 an addition of two samples has to be stored on 15 bits, whereas their mul-
 198 tiplication is stored on 28 bits. This implies that `s1`, which contains up to
 199 N summed data has to be 36 bits wide because of the maximum value of N ,
 200 which is 2^{22} . `s2` and `s3` must be 50 and 64 bits wide in order to contain
 201 respectively the sum of square and cubic power of samples.

202 Once each used register has the proper size, the algorithm can be de-
 203 signed. Two important constraints have to be taken into account at the low
 204 level computing. First, every operation in an algorithmic block is performed
 205 in parallel during a clock tick; the results of the operations will be available
 206 at the end of the clock tick, which prohibits the use of regular procedural
 207 programming. However, branching (i.e. conditional tests) does not consume
 208 any computation time. Second, only one operand can be used in an opera-
 209 tion, which implies to pipeline the computation of square and cubic power
 210 over several clock ticks.

211 Fig. 1 summarizes the implemented algorithm: the main algorithmic
 212 block contains a loop dedicated to the computation of the sums. To provide a
 213 better understanding of the time operation of the algorithm, Fig. 2 illustrates
 214 the clocking diagram for the case $N = 4$.

215 At each clock tick, the data stream coming from the ADC (`adc_output`)
 216 is stored into two temporary registers (`single` contains the ADC value and
 217 `double` contains the square of the ADC value), which are used to pipeline the
 218 power computation. In the same time, `adc_output` is added to `S1`, `double` to
 219 `S2` and `triple` to `S3` (`triple` is also a temporary register dedicated to store the
 220 cubic power of samples, it is fed with the result of the multiplication `single`←
 221 `*double`).

222 A sample counter (`sample`) is incremented at each cycle to keep track of
 223 the amount of samples processed since the start of the current measurement.
 224 When `sample` is equal to `N`, the completion process and the transfer of `S1`, `S2`,
 225 `S3` to registers accessible by the PS (namely `S1mem`, `S2mem`, `S3mem`) begins. To
 226 transfer the sums to the area from which the data transfer towards the CPU
 227 takes place, intermediate registers (namely `S1inter`, `S2inter`, `S3inter`) have to
 228 be used to store the sums. The reason is that the final values of `S2` and
 229 `S3` will be available respectively one and two clock ticks after `S1` due to the
 230 pipelining, however, the data transfer has to be done in one clock cycle in
 231 order not to mix old and new data in registers where the CPU has access.

232 To achieve the transfer, first the flag `data_transfer`, responsible for data
 233 transfer from intermediate registers to the memory area accessible by CPUs,
 234 is set to false. In the same clock tick, when `sample` is equal to `N`, the flag spec-
 235 ifying the availability of `S1` (`S1ready`) is set to true, while the flags indicating
 236 the availability of `S2` and `S3` (`S2ready` and `S3ready`) are set to false.

237 In the next clock tick, a test `S1ready==true` allows `S1` to be transferred to
 238 the intermediate register `S1inter`, while the computation of `S1` for the next
 239 measurement restarts. At the same time, `S2ready` is set to true since `S2` will
 240 be ready for the next tick. During the following tick, a test `S2ready==true`
 241 allows `S2` to be copied to `S2inter` and its computation restarts, while `S3ready`
 242 is also set to true. In the next clock tick, the test `S3ready==true` is verified
 243 and the copy of `S3` to `S3inter` is performed; a register which keeps track of
 244 measurement time (`time_stamp`) is incremented and the flag `data_transfer` is
 245 reset to true. All the sums can now be copied from intermediate registers
 246 to the ones accessible by the PS (the algorithmic block responsible for this
 247 transfer is summarized in Fig.3)), while the registers containing the sums,
 248 `S1`, `S2`, `S3` are already filled with the data of the new measurement.

249 3.2.2. Control software of the high order Campbell module

250 A software was written in a high level programming language to control
 251 the FPGA module. Its main task is to read the data provided by the FPGA
 252 at the designated memory addresses, to construct the estimator $k3$ and to
 253 make it available for further processing. At this phase, two constraints have

254 to be considered to fulfill the requirements of real-time monitoring: first,
 255 the software must be capable to construct the estimator in a time window
 256 shorter than the duration of the measurement without being slowed down
 257 by the post-processing of data. Second, it should not miss any measurement
 258 and should store each result produced in the memory for further processing.
 259 In order to fulfill these requirements, the software design uses two threads,
 260 which allow to take advantage of the dual core architecture. One transfers
 261 the available measurement into the memory of the PS: it reads the time
 262 stamp computed by the FPGA, and if this time is larger than the one stored
 263 in computer memory, $S1$, $S2$ and $S3$ are transferred and $k3$ estimation is
 264 constructed. The second thread is responsible for heavy and slow processes
 265 such as printing and saving the cumulant estimator. It has only access to
 266 the data provided by the measurement thread. In order not to lose data, a
 267 FIFO (First In First Out) pile is used by the measurement thread to store
 268 the terms of the cumulant. Both threads are detailed through diagrams
 269 available in Fig. 4 and Fig. 5.




Figure 1: The algorithm for the computation of the terms of the estimator k_3 : S_1 , S_2 and S_3 .




Figure 2: Clocking diagram of the algorithm dedicated to compute the sums. For the sake of simplicity, the number of samples per measurement is set to $N = 4$. The rectangles represent the state of registers at each tick. The arrows summarize the operation performed during the tick. The bubbles are related to flags indicating the end the computation and initiating memory transfer.




Figure 3: Diagram of the algorithmic block dedicated to transfer data from the computing block to the block in charge of communication between the FPGA and the PS.




Figure 4: Diagram of the HOC measurement system control software.




Figure 5: The scheme of the measurement loop (called by the measurement thread independently from the main software).

270 *3.3. Smart detector system*

271 The measurement prototype was completed with smart detector capabilities in order to detect the change in the width of the power spectral density, which indicates a possible malfunction during operation.

274 As it was shown previously [11], it is satisfactory to monitor the power spectral density on the s time scale. In order to minimize the necessary change in the FPGA modules developed for the higher order cumulant computations, in the smart detector module, the FPGA (controlled by the PS) is responsible only for recording the raw data. The complex data processing, such as computing the PSD and determining its width, is done on the CPU with specific C routines from the GSL (GNU Scientific Library) [13].

281 *3.3.1. Smart detector FPGA module*

282 The hardware part of the smart detector module consists of a punctual raw data recorder which makes use of the block RAM available on the FPGA; the Artix-7 has 60 blocks of 36 kB RAM, which can have a limited set of configurations [14]: Since the data coming from the ADC are 14 bits wide, only 2^{16} data points (0.524 ms) can be stored in the memory.

287 The FPGA module is constructed from three algorithmic blocks, summarized in Fig. 6: the first one stores ADC data into a memory buffer, while the second and third one deal respectively with data transfer to the PS and with message dispatching through the smart detector module.

291 For the sake of simplicity, it was decided to use the memory transfer algorithm included in the Red-Pitaya project and a serialised architecture to move the data buffer from the FPGA to the PS: the PS sends the memory address to be read and the memory transfer code block makes ready the related data (`buff[yraw_read_addr]`) for an eventual read command.

296 Even with a limited signal length and slow memory transfer (≈ 12.5 Mdata/s), this architecture is suitable for the fission chamber failure detection. Nevertheless, in the future, it is possible to improve this module: since the granularity of memory transfer is 32 bits, transferring more than one 14 bits of useful data in a clock tick could speed up the transfer to the PS by a factor 2.

302 *3.3.2. Control software of the smart detector module*

303 The control software of the Campbell measurement system was extended, in order to include the smart detector capabilities. The general architecture remains the same: two threads are running on the two cores of the CPU. One is dedicated to the measurement and only does lightweight processing, whereas the other is responsible for heavy data processing (as shown in




Figure 6: Smart detector algorithm implemented on the FPGA. The register ADC represents a raw sample.

308 Fig. 7). A flag, set by the user at the program start-up (`compute_psd`), enables
309 the smart detector module.

310 The measurement thread was adapted to transfer signal segments: one
311 flag is shared with the data processing thread, `psd_compute_flag` is used to no-
312 tify the FPGA that the signal buffer has to be filled. Then, the measurement
313 thread checks periodically if the data buffer is ready. Once it is ready, the
314 data is transferred. When a complete signal segment has been transferred,
315 the measurement thread indicates it with `psd_compute_flag`.

316 The data processing thread is in charge of the PSD computation. When
317 the buffer data is ready to be processed, the thread proceeds to the PSD
318 computation after requesting a new signal segment. The spectrum is com-
319 puted using the Bartlett's method. When the the amount of computed
320 spectra reaches `MAX_PSD`, an average spectrum is computed, and the width of
321 the spectrum is estimated. Finally, the mean spectrum is saved on the disk.

322 4. Experimental validation

323 The measurement system prototype was tested through several experi-
324 ments. During the development phase, experiments in laboratory were per-
325 formed to check whether the FPGA modules are well implemented. Finally,
326 the measurement system was connected to fission chambers and tested in
327 the Minerve reactor [15] under real working conditions. The measurements
328 and the obtained results are detailed in the following sections.

329 4.1. Laboratory validation


330 Both the higher order Campbelling and the smart detector modules were
331 tested first with a signal generator and simulated signals, in order to compare
332 the measured output with the known input.

333 4.1.1. Validation of the HOC measurement system

334 The validation of the HOC measurement system was done in two steps.
335 In the first step, the proper computation and transfer of S_1 , S_2 and S_3 was
336 checked by replacing the ADC input data by a constant value of 2. It was
337 verified that for N samples, the computed sums S_1 , S_2 and S_3 are equal to
338 $2N$, $4N$ and $8N$, respectively.

339 In the second step, the accuracy of the third order cumulant estima-
340 tion was tested with Poisson pulse trains (i.e. shot noise) simulated by a
341 pulse train generator code. The simulated pulse trains consisted of expo-
342 nential damped pulses with a width of around 100 ns and random, normally
343 distributed amplitude. The count rates were varying between $4 \cdot 10^5$ and

Data processing



Measurement




Figure 7: The control software dedicated to the smart detector module. (Only the measurement thread communicates with the FPGA smart detector module, even if the request for a new measurement is sent through the shared variable `psd_compute_flag` by the data processing thread.)

344 $4 \cdot 10^7$ c/s. The pulse trains were loaded to a Tektronix AWG 5012 signal
345 generator (in the proper format) and the test signal was generated. The
346 datasets were 0.128 second long, with a sampling time of 8 ns and the pulse
347 amplitude selected to be consistent with the output of a typical fission cham-
348 ber measurement chain (3% of the ± 16 V range were used). For each pulse
349 train, the third order cumulant estimator was computed before uploading to
350 the signal generator and compared with the estimation of the measurement
351 system. The results are summarized in the Table 1.

352 The measured third order cumulants are close to the computed ones. A
353 maximum of 3.5 % of relative overestimation was found during these tests.
354 The discrepancy is most probably due to the electronics transfer function and
355 the truncation made by the ADC. Investigations have shown that the trans-
356 fer function results in a slight reshaping, therefore the measured estimation
357 is slightly higher than the computed cumulant. Nevertheless, in practical
358 situations, the calibration methodology will inherently take into account the
359 reshaping, hence the count rate will not be overestimated.

c. rate (c/s)	k_3 (computed)	k_{3a} (measurement)	k_{3b} (measurement)
$4 \cdot 10^5$	$1.15 \cdot 10^{-5}$	$(1.19 \pm 0.02) \cdot 10^{-5}$	$(1.27 \pm 0.27) \cdot 10^{-5}$
$4 \cdot 10^6$	$2.84 \cdot 10^{-5}$	$(2.90 \pm 0.01) \cdot 10^{-5}$	$(2.91 \pm 0.19) \cdot 10^{-5}$
$4 \cdot 10^7$	$5.70 \cdot 10^{-5}$	$(5.85 \pm 0.02) \cdot 10^{-5}$	$(5.86 \pm 0.36) \cdot 10^{-5}$

Table 1: Computed and measured third order estimators for pulse trains at various count rates. k_{3a} refers to the estimation based on 34 ms samples and k_{3b} refers to the estimation based on 262 μ s samples.

360 4.1.2. Smart detector module validation

361 In order to test the smart detector module and the PSD measurement
362 capability of the system, several pulse trains with a length of 0.128 s were
363 simulated, and played with the signal generator. The trains contained Gaus-
364 sian shaped pulses with a mean count rate of 10^6 c/s. The width (i.e. the
365 standard deviation of the Gaussian) of the pulses was changed (5 ns, 10 ns
366 and 15 ns were simulated).

367 The obtained power spectral densities are available in Fig. 8. The spec-
368 trum shape is characteristic of the pulse shape. The line centered around
369 1 MHz and its harmonics are artifacts due to the fact that the same 0.128 s
370 signal was played periodically. The smart detector module demonstrated
371 proper functioning, since it was capable to detect the change in the spectral
372 width.




Figure 8: PSD obtained with simulated pulse trains.

373 4.2. In reactor validation

374 Finally, the measurement device was tested during an experimental cam-
 375 paign at the Minerve facility of CEA.

376 Several setups were realized in order to assess the compatibility of the de-
 377 vice with standard nuclear instrumentation. During the campaign, two pre-
 378 amplifiers were used: the ADS, manufactured by Canberra and the PADF
 379 designed by the CEA instrumentation and electronics laboratory. These
 380 pre-amplifiers are different in their output voltage and transfer function.

381 In order to cover a wide count rate range, two types of fission chambers
 382 were tested during the experiments: the CFUL01 (a relatively large chamber,
 383 which contains 1 g of ^{235}U ; its pulse is around 80 ns wide) and the CFUR (a
 384 rather small chamber, which contains 10 μg of ^{235}U ; its pulse is around 20 ns
 385 wide). At the same neutron flux, the CFUR chamber results in 5 orders of
 386 magnitude lower count rate than the CFUL01.

387 The CFUL01 chamber was located in the surrounding of the driver zone,
 388 whereas the CFUR was installed in the center of the reactor.

389 During the campaign, the following experiments were performed in order
 390 to assess various aspects of the measurement device:

- 391 • Cumulant estimation with the CFUL01 and the PADF at various power
392 levels: to assess the linearity of the measurement system.
- 393 • Cumulant estimation with the CFUR and the PADF at various power
394 levels: to assess the limits of the system at low count rates.
- 395 • Pulse train recording with the CFUR and the PADF at various power
396 levels: to calibrate the HOC system (in order to retrieve the count rate
397 with the higher order method), and to estimate the count rate with
398 pulse counting algorithms.
- 399 • PSD measurement with the CFUL01 and the ADS pre-amplifier with
400 various bias voltages: to simulate a detector failure and to measure the
401 change of the spectral width.

402 The main goals were to assess the linearity of the third order cumulant
403 estimation, to assess the physical sense of the measured values by performing
404 a calibration in order to determine the count rate, and to verify the raw signal
405 recording and PSD computing capability of the tool.

406 4.2.1. Third order cumulant measurements, CFUL01/PADF

407 The third order cumulant has been estimated at reactor powers between
408 10 W and 80 W with the CFUL01, based on 33 ms time windows. Both the
409 ± 0.6 V and the ± 16 V input ranges have been used, in order to assess the
410 linearity with both ranges.

411 The signal saturates at 30 W reactor power, when measured with low
412 voltage range. Therefore, only two measurements were done with this range
413 (at 10 W and 20 W). The cumulant over power ratios are $(4.04 \pm 0.36) \cdot$
414 10^6 (a.u.).W⁻¹ and $(4.11 \pm 0.28) \cdot 10^6$ (a.u.).W⁻¹ for the 10 W and 20 W
415 power, respectively. Although, in the future a better resolution of the power
416 is needed to draw deeper conclusion, the good agreement of the ratios implies
417 that the behavior is linear.

418 With the ± 16 V range, the whole power range was covered. The obtained
419 cumulant estimations are presented in Fig. 9. The measured third order cu-
420 mulant shows linearity with the reactor power. The departure from linearity
421 is lower than 1.6 %, and this departure is due to the random error of the
422 estimation.

423 In order to estimate the count rate, the measurement chain has to be
424 calibrated. The calibration, through applying the methodology described
425 in [8] (namely, to evaluate the coefficient C_n in Eq. (1) by determining
426 the mean pulse and the pulse amplitude distribution at low power), was




Figure 9: Third order cumulant recorded with the ± 16 V range as a function of the reactor power.

427 planned to be done during the post-processing of recorded signal samples.
 428 Unfortunately, for this purpose the signal was recorded with the high voltage
 429 range, which was not appropriate to discriminate properly the single pulses
 430 from the noise. In the future, when further reactor time can be obtained
 431 for similar measurement purpose, the calibration is going to be repeated
 432 with the low voltage range as well. This may introduce some inconvenience,
 433 since the measurements done with the high voltage range, will be calibrated
 434 with measurements done with the low voltage range. In order to avoid
 435 similar problems, a new calibration procedure is also under development,
 436 which can be performed during the real-time operation, and does not require
 437 post-processing. Nevertheless, the measurement with the CFUL01 was still
 438 valuable to assess the linear cumulant estimation of the measurement device.

4.2.2. Third order cumulant measurements, CFUR/PADF

440 Measurements with the CFUR chamber were performed only with the
 441 low voltage range, since the count rate of the signal was expected to be
 442 rather low at the power range of Minerve.

443 The measurements were done at 40 W and 80 W power level. The results
 444 are summarized in Table 2. The cumulant estimation based on one 33 ms
 445 long sample results in a high standard deviation, which is expected since at

these count rates only few pulses appear during one sample, and the number of observed pulses is uncertain. Nevertheless, the expected value of the cumulant estimator was based on 1900, 33 ms long signal samples, therefore the overall deviation of the estimated mean cumulant is less than 2.3%. (In comparison, when all the control rods were inserted and the estimation was based solely on the noise of the system, the estimated third order cumulant appeared to be 350 ± 50 a.u., which is less than the deviation of the cumulant estimation for the fission chamber signal at power). The mean cumulant over the power ratios show good agreement, which implies linear behaviour. For the estimated count rates (discussed later), the deviation refers to 400 · 0.52 ms sample, not only to one sample.

Table 2: Cumulant and count rate estimations with the HOC module and with pulse counting. The (a) cumulant and the corresponding uncertainties are obtained on 33 ms samples. Results (b) are the average cumulant over power computed on 1900, 33 ms long measurements; the presented uncertainty take into account the uncertainty on the cumulant and on the power estimation. The (c) data corresponds to the count rate estimated with HOC method on 1900, 33 ms long measurement while the (d) data corresponds to the reference count rate estimated with a counting algorithm on 400, 0.52 ms samples.

Pow. (W)	^(a) k_3 (a.u.)	^(b) $\langle k_3 \rangle / P$ (a.u.)·W ⁻¹	^(c) HOC s_0 c/s	^(d) Ref. s_0 c/s
40	$(1.18 \pm 0.39) 10^4$	295 ± 12	3430 ± 354	(2861 ± 118)
80	$(2.38 \pm 0.56) 10^4$	297 ± 10	6918 ± 686	(6103 ± 171)

To calibrate the fission chamber through the methodology presented in Ref. [8], the raw signal recorder module (dedicated to the smart detector application) was used. Several signal segments were recorded at 80 W and the pulses were isolated during post-processing in order to determine the calibration coefficient introduced in Eq. (1). From the measurements nearly 2700 pulses were isolated, which allows to reach acceptable statistics. The mean pulse shape and the amplitude distribution of the pulses is illustrated in Fig. 10. The dynamic of the measurement system allowed to discriminate the pulses from the noise and the resolution is fine enough to observe even the current bouncing back from the cable (a small bump following the main pulse). The prototype is capable of working as a raw signal recorder as well. The estimated calibration coefficient for the third order is:

$$C_{clas} = 3.44 \pm 0.3 (a.u.) \cdot s/c \quad (5)$$

The calibration factor has a large uncertainty, which show the disadvantage




Figure 10: Left: mean pulse shape computed from single pulses recorded at 80 W. Right: amplitude distribution of pulses computed on datasets recorded at 80 W.

of this methodology. The uncertainty mainly comes from errors on pulse amplitude estimation (noise, quantization error) and from error on the pulse shape integrate (offset evaluation, proper positioning of each recorded pulse shape). As it was highlighted in Ref. [8] as well, for the high order methods an empirical calibration may be favorable. Such calibration is not plausible for the traditional Campbelling method, due to the linearity gap between pulse counting methods and the second order Campbelling.

In order to obtain a reference count rate, 400 signal segments recorded at 40 W and 400 segments recorded at 80 W were analyzed with pulse counting method as well. The estimated count rates obtained by pulse counting, and the ones computed from the calibrated higher order Campbelling are included in Table 2. It has to be highlighted again that the standard deviation refers to the $400 \cdot 0.52$ ms long signal sample for the counting results, whereas for the calibrated HOC the standard deviation is related to the $1900 \cdot 33$ ms long signal. The standard deviation of an estimation based on one 0.52 ms sample is much higher for the pulse count, but the goal was to define the reference (i.e. the real) count rate of the chamber at these powers. The good agreement of the estimated count rates show that the results measured by the HOC system are physically correct. The results also imply that monitoring at really low count rates (in the order of 10^3 cps) is possible with higher order Campbelling, but longer measurements are necessary (nevertheless, the same holds for pulse mode measurements as well).

4.2.3. PSD measurements, CFUL01/ADS

During the tests of the smart detector module, only the ADS pre-amplifier was available, which allowed to verify that the device is capable to work with other instruments as well.

The ADS pre-amplifier and a CFUL01 chamber were used to test the smart detector module. Using the CFUL01 was advantageous for this purpose, since it has a higher count rate, therefore its power spectral density can be measured more accurately during real-time operation.

In the current experimental work, the change of the pulse shape was achieved by changing the fission chamber voltage within the saturation regime. The increase of the voltage has similar effects on the pulse width as the decrease of the gas pressure, but it is simpler to change the voltage during the measurement.

Measurements were taken at a constant reactor power of 20 W with the voltage changed between 600 V and 850 V. For each applied voltage, the PSD was constructed by using 4000 datasets of 0.52 ms long signals. The low variance of the spectra estimated from this amount of data, allows to distinguish a change in the spectral width as small as 50 kHz. The measured PSD and the estimated spectral width are presented in Fig. 11. The slight oscillation of the PSD is an artifact due to the applied cable. As expected, the spectral width increases with the increase of the applied voltage, and it saturates at high voltages. The reason of the saturation of the spectral width is the saturation of the electron drift velocity in argon-nitrogen mixtures at high reduced electric fields [16].

Therefore, the proof of concept of the smart detector is validated: it is possible to detect a change of mean pulse shape from investigating the power spectral density, and the measurement noise and the low frequency filtering of the system have negligible influence on the determination of the spectral width.

Although, in the current experiment, the time needed to record and process the 4000 datasets is approximately 300 s due to the slow data transfer, this already allows to perform tests in every 5 minutes to assess whether the chamber malfunctions. However, the processing time of the smart detector prototype could be reduced by a factor of 3 by using optimised FFT routines, and in the future even faster tests can be achieved for the industrial application by implementing the same method on a board with better performance.




Figure 11: Left: PSD as a function of the applied voltage. Right: Spectral width as a function of the polarisation voltage.

5. Conclusion

An innovative measurement system prototype for real-time neutron monitoring was presented and validated through this paper. The prototype was built using an open source CPU/FPGA device with ADC on board. Such architecture has several advantages: time critical, simple operations can be performed on the FPGA, immediately after recording the data, whereas complex and heavy data processing can be performed on the CPU. The simplicity of the chosen board (Red-Pitaya) allowed fast and straightforward development.

The main purpose was to prove the feasibility of a real time neutron flux monitoring system using the third order Campbell mode. This method suppresses the impact of noise and provides wide range of operation. In this work it was shown that the method is even capable to work at count rates as low as 10^3 cps.

In the work, the concept of fission chamber failure detection was also included. The self monitoring capability of the system is based on detecting the change in the width of the power spectral density of the signal.

The paper provides detailed description of the implemented FPGA algorithms and the control software running on the CPU. All the challenges and solutions were highlighted in order to serve as a tutorial for similar developments.

550 The reliability of the concepts and the robustness of the device was tested
551 through an experimental campaign at the Minerve reactor. The linear re-
552 sponse and the real time operation of the device was verified over a wide
553 power range. Through the calibration of the system the physical validity of
554 the measured results was assessed. The self monitoring capability was also
555 tested, the system is capable to detect the change in the voltage set between
556 the electrodes of the chamber.

557 The work included the calibration of the device (i.e. to estimate the count
558 rate from the third order cumulant). Since the calibration of the system is
559 rather elaborate, a simpler, automatic and real time calibration procedure is
560 under development.

561 For industrial usage, the next step is going to be the implementation
562 of the same concepts on a board which has better performance in order to
563 achieve faster self monitoring capability.

564 Acknowledgment

565 This study was partly supported by the CEA INSNU and TECNA Projects
566 and by the Swedish Research Council (Grant No.B0774801). This study was
567 also part of an on-going collaboration project on the instrumentation and
568 safety of sodium cooled fast reactors between Chalmers and CEA.

- 569 [1] C. Jammes, N. Chapoutier, P. Filliatre, J. P. Jeannot, F. Jadot, D. Ver-
570 rier, A.-C. Scholer, B. Bernardin, Neutron flux monitoring system of
571 the French GEN-IV SFR: Assessment of diverse solutions for in-vessel
572 detector installation, Nuclear Engineering and Design 270 (2014) 272–
573 282.
- 574 [2] C. Jammes, P. Filliatre, B. Geslot, T. Domenech, S. Normand, Assess-
575 ment of the high temperature fission chamber technology for the french
576 fast reactor program, IEEE Transactions on Nuclear Science 59 (2012)
577 1351–1359.
- 578 [3] Zs. Elter, M. Bakkali, C. Jammes, I. Pázsit, Performance of Higher
579 Order Campbell methods, Part I: review and numerical convergence
580 study, Nuclear Instruments and Methods in Physics Research Section
581 A: Accelerators, Spectrometers, Detectors and Associated Equipment
582 821 (2016) 66 – 72. doi:<http://dx.doi.org/10.1016/j.nima.2016.03.023>.
583 URL [http://www.sciencedirect.com/science/article/pii/](http://www.sciencedirect.com/science/article/pii/S0168900216300420)
584 [S0168900216300420](http://www.sciencedirect.com/science/article/pii/S0168900216300420)

- 585 [4] Zs. Elter, C. Jammes, I. Pázsit, L. Pál, P. Filliatre, Performance in-
586 vestigation of the pulse and Campbelling modes of a fission cham-
587 ber using a Poisson pulse train simulation code, Nuclear Instru-
588 ments and Methods in Physics Research Section A: Accelerators, Spec-
589 trometers, Detectors and Associated Equipment 774 (2015) 60–67.
590 doi:<http://dx.doi.org/10.1016/j.nima.2014.11.065>.
- 591 [5] N. R. Campbell, V. J. Francis, A theory of valve and circuit noise,
592 Journal of the Institution of Electrical Engineers-Part III: Radio and
593 Communication Engineering 93 (1946) 45–52.
- 594 [6] I. Lux, A. Baranyai, Higher order campbell techniques for neutron flux
595 measurement, Nuclear Instruments and Methods in Physics Research
596 202 (1982) 469–475.
- 597 [7] L. Pál, I. Pázsit, Zs. Elter, Comments on the stochastic characteristics
598 of fission chamber signals, Nuclear Instruments and Methods in Physics
599 Research Section A: Accelerators, Spectrometers, Detectors and Asso-
600 ciated Equipment 763 (2014) 44–52.
- 601 [8] Zs. Elter, G. de Izarra, P. F. C. Jammes, I. Pázsit, Performance of Higher
602 Order Campbell methods, Part II: calibration and experimental appli-
603 cation, Nuclear Instruments & Methods in Physics Research, Section A:
604 Accelerators, Spectrometers, Detectors, and Associated Equipment 835
605 (2016) 86–93.
- 606 [9] E. Parzen, Stochastic Processes, Classics in Applied Mathematics, 1999.
- 607 [10] L. Pál, I. Pázsit, Campbelling-type theory of fission chamber signals gen-
608 erated by neutron chains in a multiplying medium., Nucl. Instr. Meth.
609 A 794 (2015) 90–101.
- 610 [11] Zs. Elter, P. Filliatre, G. de Izarra, I. Pázsit, C. Jammes, Self-monitoring
611 fission chamber: theoretical groundwork, in: Physor conference, 2016.
- 612 [12] Red-pitaya website (june 2016), <http://redpitaya.com/>.
- 613 [13] M. Galassi, J. Davies, J. Theiler, B. Gough, al., GNU Scientific Library
614 Reference Manual (3rd Ed.) (2009).
- 615 [14] Xilinx, 7 Series FPGAs Memory Resources, 2014.
- 616 [15] G. Bignan, P. Fougeras, P. Blaise, J.-P. Hudelot, F. Mellier, Reactor
617 physics experiments on zero power reactors, in: D. Cacuci (Ed.), Hand-
618 book of Nuclear Engineering, Springer US, 2010, pp. 2053–2184.

- 619 [16] G. Haddad, Drift velocity of electrons in nitrogen-argon mixtures, Aust.
620 J. Phys. 36 (1983) 297–303.