

Website: www.ijetae.com (ISSN 2250-2459, ISO 9001:2008 Certified Journal, Volume 4, Issue 8, August 2014)

Memristors SPICE Modeling

Prof. Manoj. S. Kakade¹, Jeetendra Lekhraj Singh²

¹Department of Electronics & Telecommunication Engineering, Sinhgad college of Engineering Pune, India. ²Department of Electronics & Telecommunication Engineering, Dhole Patil college of Engineering Pune, India

Abstract-Memristor is the fourth two terminal fundamental passive element and memristive effect was first published by Leon Chua in early 1970, Since then students and researchers are interested in exploring more practical possibilities and design application circuits But to design Memristors based circuits, an Accurate simulating models are very important. Testing circuits on practical Memristors will take few more years since its still in researchers stage. In this paper we provide near accurate computer models of memristor which will act as a tool to speed up its behavioral analysis and this will further help student and enthusiastic community to design innovative circuits and interesting applications with Memristors. This SPICE model is derived from HP based Mathematical model and its functionality can be shown on computer by simulation.

Keywords—Memristors, SPICE, Mathematical model, ADALINE, HDL, Hysteresis, Eflux and Echarge.

I. INTRODUCTION

The concept of a resistor with memory existed even before Leon Chua's publication on the memristor in 1970. In 1960, Prof. Bernard Widrow of Stanford University developed a new circuit element named the "memristor". This memristor proposed was three terminal device for which the conductance between two of the terminals was controlled by current flow (time-integral) in third terminal. Thus, the resistance of the memristor was controlled by charge. Memristors formed the basic components of the neural-network architecture called ADALINE (ADAptive Linear Neuron).

Between 1994 and 2008 there were many other devices developed with behavior similar to that of the memristor, but only the HP scientists were successful in finding link between their work and the memristor explained by Chua.

The purpose of this paper is to provide an accurate SPICE model of Memristor. The paper structure is as follows: Section II, After Introduction part provides information about physical and mathematical models for memristor, already published in [1] and [4]. Section IV describes Memristive based SPICE Model, After explanation of mathematical model in Section II. Section IV shows process flow and ends with results from SPICE simulations for the proposed model and last section VI describes application of Memristor.

II. LITERATURE SURVEY

Memristors is also known to be the fourth passive element after Resistor (R), Capacitor (C) and Inductor (L). Its logical to develop a SPICE model, Since with reduction in die size (below 20nm) the effect of memristor will be eminent and cannot be ignored and hence conventional circuits will have to consider memristive effect into consideration and will provide opportunity to design circuits more effectively and which will also bring new design challenges. Hence accurate simulation tools will help foresee and overcome these design challenges.

In May 2008 HP-Lab based research group led Dr. Williams, published a report [1] on memristor, Its the fourth two terminal fundamental passive element and it was predicted in year 1970 by professor Chua in his paper [2] and reference from original work [1] has been taken for our analysis, the information like physical model of memristor.




Figure 1. Memristor model according to [1].

The Memristors physical model [1], shown in Figure 1, is a thin film of $D=10\,\mathrm{nm}$ of consist of two TiO2 layers sandwiched between platinum contacts. one layers is undoped and other layer is doped so that it behaves like an semiconductor. The undoped layer has insulator property. And due to this complex material process consequence the doped region width (w) is proportional to electric charge passed through the device, The direction of electric current passing moves the boundary between them in same direction.

Thus cumulative resistance of the memristor Rmem is sum of two regions (doped and undoped regions), w is width of doped region with reference to total length D of both layer of TiO2 layer, And limiting values are Roff and Ron for memristor resistance when w=0 and w=D.



Website: www.ijetae.com (ISSN 2250-2459, ISO 9001:2008 Certified Journal, Volume 4, Issue 8, August 2014)

Usually the ratio is 10² -10³ for these two resistances. The resistance of doped layer depends on the current and other factors stated [3] in Eq. 1.

$$Rmem (w/D) = Ron (w/D) + Roff (1-w/D),$$
 (1)

where
$$w / D \in (0,1)$$
 (2)

The Value of Ron (~1Kohms) is resistance of the memristor if it is completely doped and Roff is its resistance if it is undoped.

As per Ohmic relation voltage and current: for memristor.

$$v(t) = Rmem(w)i(t)$$
 (3)

Rmem (w/D) which is proportional to movement of speed of the boundary between the undoped and doped regions (dx/dt). Where x = w/D.

$$dx/dt = k i(t)f(x) k=constant = (\mu d*Ron)/D^2$$
 (4)

Where $\mu d = 10 - 14$ m² s² - 1 V² is dopant mobility. As mentioned in [1], Small voltages in nanotechnology can produce enormous electric fields enough for a significant nonlinear in ionic transport. At thin film edges these nonlinear manifest themselves, where boundary's movement decreases gradually to zero. This nonlinear dopant drift can be modeled by the window function f(x) from the right side of Eq. 4. The window function [7] is:

$$f(x) = 1 - (2x - 1)^2 p$$
 (5)

Where p is a positive integer.

III. EXPERIMENTATION

There are various ways to model the electrical characteristics of the Memristors (Rmem) listed below are few models which can be help provide memristive simulation models.

A. Spice Micro Model

The first approach, SPICE macro-models, is most appropriate as it is more readable for most of the readers and compatible to all SPICE versions. Apart this model can be readily used to simulate Analog circuits in combination with memristive element which can help primarily to redesign conventional circuits.

B. Hdl – Hardware Description Language

The second approach, HDL models, is more appropriate for detailed analysis since its low level language but language is comparatively most difficult.

C. C Programming

The third approach, C PROGRAMING based modeling is simpler but least accurate since this model doesn't include parametric details.

A. Spice Micro Model

The memristor memory effect is modeled using SPICE tool. The influence of boundary conditions and nonlinear drift are simulated by feedback function, f () via nonlinear window.

As per Eq 1 the V-I relation of memristor is modeled as [3]:

Rmem (x) = Roff -x
$$\Delta$$
 R, where Δ R = Roff - Ron (6)

The SPICE model passes parameters like Ron, Roff resistance and initial resistance Rinit, width D of thin film, the windows function exponent p and μ d the dopant mobility for direct computation of the various integral quantities like the time integrations of charge and flux. These parameters are key for results of SPICE analysis. These are available as internally controlled sources of Echarge and Eflux.

IV. PROPOSED APPROCH

The process flowchart to generate SPICE model of Memristor and simulating its results is shown in Figure 2.

We have used the Memristor mathematical model[3] in first place to design a working SPICE model and later the SPICE simulation tool has been used to do SPICE simulation and Analysis of the generated SPICE model.

PSPICE AD9.1 tool is used to simulate the SPICE Circuit / Spice Model (.cdr file loaded) of Pspice AD9.1.

Rmem Parameters are adjusted in order to achieve the perfect SPICE model.




Figure 2. Process flowchart for SPICE model simulation.



Website: www.ijetae.com (ISSN 2250-2459, ISO 9001:2008 Certified Journal, Volume 4, Issue 8, August 2014)

V. RESULTS

The Simulations of SPICE Memristor model Driven by Voltage using PSPICE, the width D of the TiO2 film is considered to be 10 nm and the dopant mobility $\mu d=10^{-14}~cm^{2}~s^{-1}~V^{-1}$. The values assumed are Ron=1K Ω , Roff=100K Ω and initial resistance Rinit required to model the initial conditions of the capacitor is assumed to be $80K\Omega$. Figure. 3, 4, 5, 6 ,7and 8 shows simulation results.





Figure 3.An input voltage applied to the memristor.



 $\label{thm:current} \textbf{Figure 4.} \textbf{Waveform of the current through the memristor.}$




Figure 5. Charge-versus-flux curve for memristor.




Figure 6. V I curve for input frequency of 1 Hz.




Figure 7. V I curve for input frequency of 1.5 Hz.



Website: www.ijetae.com (ISSN 2250-2459, ISO 9001:2008 Certified Journal, Volume 4, Issue 8, August 2014)




Figure 8. V I curve for input frequency of 2 Hz.

From Figure. 5, we can see that the flux—charge curve is a monotonically increasing curve. We can also observe the current—voltage "pinched hysteresis loop" and the hysteresis loop in Figure.11, There is shrinking in hysteresis loop with the increase in the input frequency. Thus, all the properties that are said to be a signature of a memristor are satisfied.

VI. APPLICATION OF MEMRISTORS

Its implications are extraordinary. And few applications of Memristors are NVRAM , FPGA's, MIMICING THE BRAIN (neural network) and ANALOG PARALLEL COMPS.

VII. CONCLUSION

The properties of the memristor and its model is simulated by subjecting it to various input voltages and noting the results obtained.

By redesigning certain elements of circuits by including Memristors, it's possible to obtain the same circuit function with fewer components, making the circuit itself cost effective and significant reduction in its power consumption. In fact, it can be hoped to combine traditional circuits elements with Memristors to produce a device to perform similar computation. Simulation tools and various models will help built efficient analog circuits. The SPICE models will empower to develop innovative circuits. With Possibility of fabricating Memristor and circuits on single CMOS wafer will make electronic system much cheaper and efficient.

Nanoscale devices will automatically bring in memristive effect which cannot be ignored to design a functioning circuits. Thus, 21st century might be revolutionize by Memristors as transistor did in 20th century.

REFERENCES

- [1] STRUKOV, D.B., SNIDER, G.S., STEWART, D.R., WILLIAMS,R.S. The missing memristor found. Nature, 2008, vol. 453, 1 May 2008, p. 80 – 83.
- [2] CHUA, L.O. Memristor the missing circuit element. IEEE Trans. Circuit Theory, 1971, vol. CT- 18, no. 5, p. 507 – 519.
- [3] JOGLEKAR, Y.N., WOLF, S. J. The elusive memristor: properties of basic electrical circuits.arXiv:0807.3994 v2 [cond-mat.meshall] 13 January 2009, p.1-24.
- [4] WANG, F.Y. Memristor for introductory physics. arXiv:0808.0286 v1 [physics.class-ph], 4 August 2008, p.1-4.
- [5] Kenneth M. Shultz, "Memristor", VCU SCHOOL OF ENGINEERING, summer 2009.
- [6] O. Kavehei, A. Iqbal, Y. S. Kim, K. Eshraghian, S. F. AL-Sarawi and D. Abbott, "The fourth element: Characteristics, modelling and electromagnetic theory of the memristor" Proc. R. Soc. A published online 17 March 2010 doi: 10.1098/rspa.2009.0553
- [7] Biolek, Z., Biolek, D., and Biolkova, V., —SPICE model of memristor with nonlinear dopant driftl, *Radioengineering J.*, vol. 18, no. 2, June 2009, pp. 210-214.