Quadrature decoder with or without clock input - or -

How to use a rotary encoder with an FPGA using VHDL

Ahmet Inan xdsopl@googlemail.com

May 28, 2016

Abstract

It has been a long time since I played with 74HCT devices to build an 16-Bit-ISA card bus interface. But times change and you wouldn't do that today having all these nice tools and devices. I'm talking of course about CPLD (sea of gates) and FPGA (lookup tables) devices and most important of all, their design synthesis tools. So I wanted to know, how rotary encoders work, how I could use them with FPGA's and also learn VHDL. It's gonna be fun, let's go!

1 Contacts of mechanical switches bounce

Before going to the logic operation side of things, let's first study the signals generated by a mechanical switch based rotary encoder. As you can see from the signals captured 1 by a dual channel oscilloscope in figure 1, the contacts of the mechanical switches inside of the rotary encoder will bounce while switching and create erratic pulses until they finally settle down. Fortunately, only one of the two signals created by the rotary encoder will ever have those erratic pulses simultaneously. So could we apply the things we've learned from debouncing a double throw switch with an SR latch²? Yes, we can!




Figure 1: Bounces caused by the mechanical switches of the rotary encoder

 $^{^{1}\}mathrm{Image}$ created by Rigol DS1102E oscilloscope and inverted using ImageMagick convert.

²Jack G. Ganssle wrote a very nice article about it: A Guide to Debouncing.

2 Quadrature signals

Let's disregard the erratic pulses for a moment so we can focus on the interrelation of the signals shown in figure 2 created by a rotary encoder.




Figure 2: Signals in quadrature

On the left you can see waveforms that happen when the wheel of the rotary encoder is turned one step left and one step right is what you see on the right side. These signals are said to be in quadrature 3 as their relation is that they are ortogonal to each other or in simpler terms, 90° out of phase. We can also gather, that there

are only four signal level constellations we have to consider and creating the signals to be debounced by our trusty SR latches is now easy:

$$1-2, 7-8: \qquad A = H \land B = L \qquad \Longrightarrow E \leftarrow A \land \neg B \tag{1}$$

$$2\text{--}3,6\text{--}7: \hspace{1cm} A = H \wedge B = H \hspace{1cm} \Longrightarrow C \leftarrow A \wedge B \hspace{1cm} (2)$$

$$3 - 4, 5 - 6: \qquad \qquad A = L \wedge B = H \qquad \Longrightarrow F \leftarrow B \wedge \neg A \tag{3}$$

$$else: \qquad \qquad A = L \land B = L \qquad \qquad \Longrightarrow D \leftarrow \neg (A \lor B) \qquad (4)$$

3 Design with logic gates

Putting those new signals C–F to good use and designing a circuit made from logic gates should lead us to something like shown in figure 3. Before immediately jumping to build the circuit in hardware (now that you have the circuit) please be aware that the signals shown in figure 2 are active high signals. With TTL logic you usually use pull-up resistors 4 with mechanical switches and thus have active low signals. The reason being that it needs a much higher current when driving an TTL input low than




Figure 3: Logic gate circuit

high. With CMOS logic it doesn't matter: you can exchange pull-up with pull-down resistors for the mechanical switches, therefore inverting the signal with no problems. Using active low signals with this circuit will make it work unreliable and you should redesign the circuit if you intend to go that way (bonus points to those who do). So is it really gonna work if we build it? Let's find out!

⁴Wikipedia on: Pull-up resistor.

³Wikipedia on: In-phase and quadrature components.

4 Circuit analysis




Figure 4: Clean waveforms

Carefully analysing the waveforms of the signals C-F, Pulse and Direction created by our circuit when stimulated by the clean signals A and B might look like in figure 6. We can see, that the high levels of the signal pairs C, D and E, F do not overlap. This is important for the SR latch to work correctly, as the state when both inputs are high would cause a race condition 5 , leading to undefined behavior. Even the signals Pulse and Direction look good: Direction stays steady while Pulse is going from low

to high. Those are exactly the signals we can use with rising edge-triggered devices. Setup and hold times shouldn't be an issue either, as the electronic devices we are going to use are many orders of magnitude faster than the signals created by our mechanical rotary switches. So let's build it. With VHDL!

5 Design with VHDL

Signals A and B are the inputs we have and need to create the outputs Pulse and Direction of our circuit. Keeping in mind that VHDL statements run concurrently, we can easily write our circuit from figure 3 down like in figure 5 But wait a minute, aren't we creating race conditions here already? Nope, and here's why: VHDL uses something called the $delta\ cycle\ algorithm^6$ to simulate the circuit. In short: Signal assignments in VHDL get their value updated in the next delta cycle, just like

```
c <= a and b;
d <= a nor b;
e <= a and not b;
f <= b and not a;
dir <= dir_n nor e;
dir_n <= dir nor f;
pul <= pul_n nor d;
pul_n <= pul nor c;
pulse <= pul;
direction <= dir;</pre>
```

Figure 5: VHDL code

a physical logic gate would deliver its new resulting output value after some time has past when stimulated by new input values. Okay, but why are we using signals A and B directly in our VHDL circuit but not Pulse and Direction? If you look closer, A and B are used exclusively as inputs whereas the signal pairs dir, dir_n and pul, pul_n are used as inputs and outputs at the same time. With the last two indirections we can keep the signals Pulse and Direction strictly as outputs. Can we please see the circuit in action now? Quick, to the testbench!

⁵Wikibooks on: Digital Circuits/Latches

⁶Jan Decaluwe wrote a very nice article about it: VHDL's crown jewel.

6 Testbench

What I didn't realise at first while working with VHDL was that having a test-bench is such an awesome concept. We can actually create a virtual environment where we can test our design in isolation and do all kinds of nasty stimulations we can think of to it, without ever worrying about the magic smoke to come out. Even nicer is the fact, that there are free and open source tools like GHDL ⁷ for VHDL simulation and GTKWave ⁸ for waveform visualization. Those two are the only tools you will ever need if you want to learn to code in VHDL. The result of running a testbench simulation on the VHDL code from figure 5 in GHDL and visualized in GTKWave would look like in figure 6. As you can

Time	42 ns 43	ms 44	ins 45	ns 46 r	is 47 s	s 48 II	s 49 m	50 ns	
b		lm –							
C									
d						Ш			
e									ШП
f			Ш						
pulse									
direction									

Figure 6: Waveforms of asynchronous design

see, we are even able to simulate the contact bounces in a testbench! Signals A-F have the erratic pulses but behold, the Pulse and Direction signals are properly debounced by the SR latches. If you want to run this testbench on your own, this is the place where you should stop reading and have fun with the VHDL code on my GitHub page: https://github.com/xdsopl/vhdl Had fun? Thought so. Let's continue with synthesis.

⁷http://ghdl.free.fr/

⁸http://gtkwave.sourceforge.net/




Figure 7: RTL view of asynchronous design




Figure 8: Reduced to two combinational loops

```
Warning: Found combinational loop of 2 nodes
Warning (332126): Node "decoder_inst|pul~0|dataa"
Warning (332126): Node "decoder_inst|pul~0|combout"
Warning: Found combinational loop of 2 nodes
Warning (332126): Node "decoder_inst|dir~0|dataa"
Warning (332126): Node "decoder_inst|dir~0|combout"
```

Figure 9: Combinational loop warning




Figure 10: Lookup table logic circuit




Figure 11: Glitch on output when multiple inputs change at almost the same time

```
c <= a xor b;
dir <= b when rising_edge(clock) and c = '1' else dir;
pul <= a when rising_edge(clock) and c = '0' else pul;
pulse <= pul;
direction <= dir;</pre>
```

Figure 12: VHDL code of synchronous design

Time	1	m l	16	15 2	1 m 2	ms 22	E 2	ns A	18	15
clock							MINIMA			шшшш
a		III		Ш				Ш		III I
b			Ш		Ш		Ш			
С		Ш	İΠ	Ш	Ш		Ш	TITL	INTI	TIII L
pulse										
direction										

Figure 13: Waveforms of synchronous design




Figure 14: RTL view of synchronous design




Figure 15: Technology map view of synchronous design