

Figure 1: Bounces caused by the mechanical switches of the rotary encoder




Figure 2: Logic gate circuit




Figure 3: Clean waveforms

```
c <= a and b;
d <= a nor b;
e <= a and not b;
f <= b and not a;
dir <= dir_n nor e;
dir_n <= dir nor f;
pul <= pul_n nor d;
pul_n <= pul nor c;
pulse <= pul;
direction <= dir;</pre>
```

Figure 4: VHDL code of asynchronous design




Figure 5: Waveforms of asynchronous design




Figure 6: RTL view of asynchronous design




Figure 7: Reduced to two combinational loops

```
Warning: Found combinational loop of 2 nodes
Warning (332126): Node "decoder_inst|pul~0|dataa"
Warning (332126): Node "decoder_inst|pul~0|combout"
Warning: Found combinational loop of 2 nodes
Warning (332126): Node "decoder_inst|dir~0|dataa"
Warning (332126): Node "decoder_inst|dir~0|combout"
```

Figure 8: Combinational loop warning

```
c <= a xor b;
dir <= b when rising_edge(clock) and c = '1' else dir;
pul <= a when rising_edge(clock) and c = '0' else pul;
pulse <= pul;
direction <= dir;</pre>
```

Figure 9: VHDL code of synchronous design

Time	 ns 1	8 ms 15	115 2	O ns 21	ns Z	ns 2	lus 24	IIS 25	IIS
clock									
a			Ш				Ш		
b		Ш		Ш					
С	Ш	П	Ш	Ш		Ш			IIIIL
pulse									
direction									

Figure 10: Waveforms of synchronous design




Figure 11: RTL view of synchronous design




Figure 12: Technology map view of synchronous design