Computer Architecture Homework 4

Spring 2021, April

1 Boolean Algebra

Simplify the following Boolean expressions step by step (as simple as possible).

a.
$$(A+B)(A+\overline{B})C$$

 $=(A+A\overline{B}+BA+o)C$
 $=(A+A(B+\overline{B}))C$
 $=(A+A)C$
 $=AC$

=A+B

b.
$$\overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$
 (Extra terms may help.)

= $\overline{AB}(\overline{C} + C) + \overline{AB}(C + \overline{C}) + \overline{AB}(C + \overline{C})$

= $\overline{AB} + \overline{AB} + \overline{AB}$

= $\overline{A(B} + B) + \overline{AB}$

= $\overline{A+AB}$

= $\overline{A+AB}$

= $\overline{A+AB}$

= $\overline{A+AB}$

c. $\overline{A(A+B)} + (B+AA)(A+\overline{B})$

= $0 + \overline{AB} + (B+A)(A+\overline{B})$

= $\overline{AB+BA+A} + A(B+\overline{B})$

= $\overline{AB+A+A}$

= $\overline{A+AB}$

= $\overline{A+AB}$

= $\overline{A+AB}$

= $\overline{A(A+B)}$

= $\overline{A(A+B)}$


= $\overline{A(A+B)}$

= $\overline{A(A+B)}$

2 Logic Gates

2.1 Elementary Logic Gates

a. Label the following logic gates:



b. Convert the following to boolean expressions on input signals A and B:


$$\frac{\text{(1) NAND}}{\overline{AB}} = \overline{A} + \overline{B} = \overline{A} \overline{B} + \overline{A} B + \overline{A} B$$

2.2 Design Logic Gates

a. Create a NOT gate using only NOR gates.




b. Create an AND gate using only NOR gates.



2.3 Simplification Problem

The circuit shown below can be simplified. Please write the origin boolean expression of this circuit and simplify the expression step by step. Then draw the circuit according to the simplified boolean expression using the minimum number of two-input logic gates.



So, only 2

$$A(A+B) + \overline{BC}$$

$$= A+AB+B+C$$

$$= A+C+\overline{AB+B}$$

$$= A+C+\overline{BAB}$$

$$= A+C+\overline{BAB}$$


$$= A+C+\overline{BAB}$$

$$= A+C+\overline{BAB}$$

$$= A+C+A+B$$

$$= A+C+A+B$$

$$= A+C+A+B$$




OR gate.

3 SDS and FSM

3.1 Synchronous Digital System

There are two basic types of circuits: combinational logic circuits and state elements. **Combinational logic** circuits simply change based on their inputs after whatever propagation delay is associated with them. For example, if an AND gate (pictured below) has an associated propagation delay of 2ps, its output will change based on its input as follows:




input a 2L 4H 3L 2H 2L 1H 5L 1H 1L 1H 2L input b 2L 4H 3L 2H 2L 1H 5L 1H 1L 1H 2L output 2U 2L 4H 3L 2H 2L 1H 5L 1H 1L 1H

Where U, L and H refer to an undefined, low(0), or high(1) signal respectively and the preceding number refers to the number of picosecond(ps). You should notice that the output of this AND gate always changes 2ps after its inputs change.

State elements, on the other hand, can *remember* their inputs ever after the inputs change. State elements change value based on a clock signal. A rising edge-triggered register, for example, samples its input at the rising edge of the clock (when the clock signal goes from 0 to 1).


Like logic gates, registers also have a delay associated with them before their output will reflect the input that was sampled. This is called the **clk-to-q delay**. ('Q' often indicates output). This is the time between the rising edge of the clock signal and the time register's output reflects the input change.



The input the register samples has to be stable for a certain amount of time around the rising edge of the clock for the input to be sampled accurately. The

amount of time before the rising edge the input must be stable is called the setup time, and the time after the rising edge the input must be stable is called the **hold time**. Hold time is included in clk-to-q delay, so clk-to-q time will always be greater than equal to hold time.

For the following register circuit, assume setup time of 2.5ps, hold time of 1.5ps, and a **clk-to-q time** of 1.5ps. The clock signal has a period of 13ps.




6.5L 6.5H 6.5L 6.5H clock

 $1L\ 2H\ 1L\ 5H\ 3L\ 2H\ 2L\ 1H\ 5L\ 1H\ 3L$ input

output 8U 13H 5L

You'll notice that the value of the output in the diagram above doesn't change immediately after the rising edge of the clock. Clock cycle time must be small enough that inputs to registers don't change within the hold time and large enough to account for clk-to-q times, setup times, and combinational logic delays.

a. For the following circuits, fill out the timing diagram. The clock period (rising edge to rising edge) is 8ps. For every register, clk-to-q delay is 2ps, setup time is 4ps, and hold time is 2ps. NOT gates have a 2ps propagation delay.




 $4L\ 4H\ 4L\ 4H\ 4L\ 4H\ 4L\ 4H\ 4L\ 4H$ clk

14L 4H 6L 16H 8L

so 64 16L8416H2L s1 144 16L8410H out 224 16L842H


b. In the circuit below, RegA and RegB have setup, hold, and clk-to-q times of 4ns, all logic gates have a delay of 5ns, and RegC has a setup time of 6ns. What is the maximum allowable hold time for RegC? What is the minimum acceptable clock cycle time for this circuit, and clock frequency does it correspond to?



clk-to-q of A/B+ Best CL = thold max = 4+(5+5)=14 ns so, the maximum allowable hold time for RegC is 14 ns. min Clk (yele = Clk-to-q+ Clmox+ setup = 4+(5+5+5)+6=25 ns so, the minimum acceptable clock cycletime is 25 ns corresponding frequency is $f=\frac{1}{1-25\times10^{9}}=40$ MHz

3.2 Finite State Machine

a. What pattern in a bitstring does the FSM below detect? What would it output for the input bitstring "011001001110"?



b. Fill in the following FSM for outputting a 1 whenever we have two repeating bits as the most recent bits, and a 0 otherwise. You may not need all states.

