

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D

PAGE	CONTENTS
[1]	COVER PAGE
[2]	GCPU, SETUP
[3]	GCPU, DEBUG BUS
[4]	GCPU, VIDEO + PCIE
[5]	GCPU, EEPROM + JTAG
[6]	GCPU, PLL PWR + FSB PWR
[7]	GCPU, PWR
[8]	GCPU, PWR
[9]	GCPU, DECOUPLING
[10]	GCPU, DECOUPLING
[11]	GCPU, DECOUPLING
[12]	GCPU, MEMORY CONTROLLER A + B
[13]	GCPU, MEMORY CONTROLLER C + D
[14]	MEMORY PARTITION A, TOP
[15]	MEMORY PARTITION A, BOTTOM
[16]	MEMORY PARTITION B, TOP
[17]	MEMORY PARTITION B, BOTTOM
[18]	MEMORY PARTITION C, TOP
[19]	MEMORY PARTITION C, BOTTOM
[20]	MEMORY PARTITION D, TOP
[21]	MEMORY PARTITION D, BOTTOM
[22]	HANA,CLOCKS + STRAPING + JTAG
[23]	HANA,VIDEO + FAN + AUDIO
[24]	HANA,POWER + DECOUPLING
[25]	HANA,POWER + DECOUPLING
[26]	PSB,PCIE + SMM GPIO + JTAG
[27]	PSB,SMC
[28]	PSB,FLASH + USB + SPI
[29]	PSB,ETHERNET + AUDIO + SATA
[30]	PSB,STANDBY POWER + DECOUPLING
[31]	PSB,MAIN POWER + DECOUPLING
[32]	SB OUT,ETHERNET
[33]	SB OUT,AUDIO
[34]	SB OUT,FLASH

RULES: (APPLIED WHEN POSSIBLE)

- 1.) MSB TO LSB IS TOP TO BOTTOM
- 2.) WHEN POSSIBLE: INPUTS ON LEFT, OUTPUTS ON RIGHT
- 3.) ORDER OF PAGES=CHIP INTERFACES, TERMINATION, POWER, DECOUPLING
- 4.) AVOID USING OFF PAGE CONNECTORS FOR ON PAGE CONNECTIONS
- 5.) LANED SIGNALS ARE GROUPED ON SYMBOLS
- 6.) TRANSMITTER NAME USED AS PREFIX WITH RX AND TX CONNECTIONS
- 7.) SUFFIX V IS USED FOR VOLTAGE RAIL SIGNAL NAMES
- 8.) SUFFIX DP AND DN ARE USED FOR DIFFERENTIAL PAIRS
- 9.) UNNAMED NETS ARE NAMED WITH /2 TEXT SIZE
- 10.) SUFFIX N FOR ACTIVE LOW OR N JUNCTION
- 11.) SUFFIX P FOR P JUNCTION
- 12.) SUFFIX EN FOR ENABLE
- 13.) 'CLK' FOR CLOCKS 'RST' FOR RESETS
- 14.) PWRGD FOR POWER GOOD
- 15.) REV AND FAB ARE SET USING CUSTOM VARIABLES. TOOLS>OPTIONS>VARIABLES

[PAGE_TITLE=COVER PAGE]

PAGE	CONTENTS
[35]	INFRARED+SWITCHES+ACCELEROMETER+AUDIBLE F/B
[36]	CONN, FAN
[37]	CONN, AVIP
[38]	CONN, RJ45 USB AUX COMBO + BORON + PWR
[39]	CONN, USB + MEM PORTS + TOSLINK + WAVEPORT
[40]	CONN, HDMI
[41]	CONN, ODD + HDD
[42]	VREGS, BLEEDERS
[43]	VREGS, INPUT + OUTPUT FILTERS
[44]	VREGS, CPU CONTROLLER
[45]	VREGS, CPU OUTPUT PHASE 1 & 2
[46]	VREGS, V5P0DUAL
[47]	VREGS, V5P0
[48]	VREGS, V3P3
[49]	VREGS, VEDRAM
[50]	VREGS, VMEM
[51]	VREGS, VCS
[52]	VREGS, 1P8+GPUPCIE+SBPCIE+CPUPLL+EFUSE
[53]	VREGS, STANDBY SWITCHERS
[54]	BOARD, DECOUPLING
[55]	MARGIN, VMEM + VEDRAM
[56]	MARGIN, V3P3 + V5P0
[57]	MARGIN, VREFS + VCS
[58]	MARGIN, VGPUPCIE+VSBPCIE+VCPUPLL+V12P0+TEMP
[59]	XDK, DEBUG CONN
[60]	XDK, DEBUG TITAN
[61]	DEBUG BOARD, SPYDER CONN
[62]	LABELS & MOUNTING
[63]	POWER DIAGRAM
[64]	CLOCK DIAGRAM
[65]	RESET DIAGRAM
[66]	REFERENCE TABLES
[67]	DOC TRACKING


TRINITY

REV 1.01

FAB G RETAIL

8 7 6 5 4 3 2 1

GCPU SETUP




CORE_HF_BGR_PLL	6 LAYER ONLY; TP ONLY
CPU_LIMIT_BYPASS	6 LAYER ONLY; TP ONLY, INTERNAL PULLDN
CPU_PLL_BYPASS	6 LAYER ONLY; TP ONLY, INTERNAL PULLDN
CPU_CORE_HF_CLKOUT_DN	6 LAYER ONLY; TP ONLY
CPU_CORE_HF_CLKOUT_DP	6 LAYER ONLY; TP ONLY
CPU_EXT_CLK_EN	6 LAYER ONLY; TP ONLY, INTERNAL PULLDN
CPU_DLL_SNIF_OUT	6 LAYER ONLY; TP ONLY
CPU_VDDSO_DP	6 LAYER ONLY
CPU_VDDSO_DN	6 LAYER ONLY
CPU_VDDS1_DP	6 LAYER ONLY
CPU_VDDS1_DN	6 LAYER ONLY
RESISTOR0_DP	6 LAYER ONLY
RESISTOR0_DN	6 LAYER ONLY
EDRAM_PSRO_DOUT	6 LAYER ONLY

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

GCPU, DEBUG BUS



[PAGE TITLE=GCPU , DEBUG BUS

DRAWING
Wed Feb 10 16:23:24 2010

MICROSOFT
CONFIDENTIAL

PROJECT NAME
TRINITY_XDK

PAG
3 / 81


	FAB	REV
	G	1.01

8
7
6
5
4
3
2
1

Digitized by srujanika@gmail.com

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

GCPU , VIDEO + PCIE



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

8 7 6 5 4 3 2 1

GCPU, EEPROM + JTAG

D

D

C


C

B

B

A

A




8 7 6 5 4 3 2 1

1

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

GCPU, PLL POWER + FSB POWER



[PAGE_TITLE=GCPU, PLL POWER + FSB POWER]

DRAWING
Wed Feb 10 16:23:24 2010

MICROSOFT CONFIDENTIAL	PROJECT NAME TRINITY_XDK	PAGE 6/81	FAB G	REV 1.01
---------------------------	-----------------------------	--------------	----------	-------------

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

8 7 6 5 4 3 2 1

GCPU, POWER

D

D

C


C

B

B

A

A




8 7 6 5 4 3 2 1

1

8 7 6 5 4 3 2 1

GCPU, POWER



[PAGE_TITLE=GCPU , POWER]

DRAWING
Wed Feb 10 16:23:25 2010


MICROSOFT CONFIDENTIAL	PROJECT NAME TRINITY_XDK	PAGE 8 / 81	FAB G	REV 1.01
---------------------------	-----------------------------	----------------	----------	-------------

8 | 7 | 6 | 5 | 4 | 3 | 2 |


8 7 6 5 4 3 2 1

GCPU , DECOUPLING


D




C



B



A



8 7 6 5 4 3 2 1

1

8 7 6 5 4 3 2 1

GCPU, DECOUPLING

D

D

C


C

B

B

A

A



8 7 6 5 4 3 2 1

GCPU, DECOUPLING

D

D

C


C

B

B

A

A




8 7 6 5 4 3 2 1

1

8 7 6 5 4 3 2 1

GPU, MEMORY CONTROLLER 0 PARTITION A & B



TO CHANGE GPU VREF, CHANGE THESE RESISTORS TO MATCH THE TABLE
R6T4, R6T1, R5T3, R5T4

MEM	VREF	RESISTOR	VALUE
	70%	1.27KOHM	
	72%	1.40KOHM	
	73%	1.47KOHM	
	74%	1.54KOHM	

THESE ARE THE GPU VREFS NEEDED FOR VARIOUS MEMORIES. CONSULT WITH MEM TEAM FOR USAGE.

N: GPU VREF SET INTERNALLY BY DEFAULT. EXTERNAL RESISTOR DIVIDER USED TO MANUALLY SET GPU VREF VOLTAGE

[PAGE_TITLE=GPU, MEMORY CONTROLLER A + B]

DRAWING
Wed Feb 10 16:23:26 2010

MICROSOFT CONFIDENTIAL	PROJECT NAME TRINITY_XDK	PAGE 12/81	FAB G	REV 1.01
---------------------------	-----------------------------	---------------	----------	-------------

8 7 6 5 4 3 2 1

GPU, MEMORY CONTROLLER 1 PARTITION C & D

D

D

C



C

B

B

A

A



NEED TO VREF RESISTOR VALUES

TO CHANGE GPU VREF, CHANGE THESE RESISTORS TO MATCH THE TABLE
R6T4, R6T1, R5T3, R5T4

GPU MEM VREF	RESISTOR VALUE
70%	1.27KOHM
72%	1.40KOHM
73%	1.47KOHM
74%	1.54KOHM

THESE ARE THE GPU VREFS NEEDED
FOR VARIOUS MEMORIES. CONSULT
WITH MEM TEAM FOR USAGE.

[PAGE_TITLE=[GPU, MEMORY CONTROLLER C + D]

N: GPU VREF SET INTERNALLY BY DEFAULT. EXTERNAL RESISTOR DIVIDER USED TO MANUALLY SET GPU VREF VOLTAGE.

DRAWING
Wed Feb 10 16:23:26 2010

MICROSOFT CONFIDENTIAL	PROJECT NAME TRINITY_XDK	PAGE 13/81	FAB G	REV 1.01
---------------------------	-----------------------------	---------------	----------	-------------



8 7 6 5 4 3 2 1

1

8 7 6 5 4 3 2 1

MEMORY PARTITION A, TOP


CHIP SELECT = 0, MIRROR FUNCTION = 0





TO CHANGE MEM VREF, CHANGE THESE RESISTORS TO MATCH THE TAB
R7T4, R7E7, R7R4, R7D5, R5U4, R5F2, R6U4, R6F2

MEM	VREF	RESISTOR	VALU
	69%	1.21KOHM	
	70%	1.27KOHM	
	72%	1.40KOHM	

THESE ARE THE MEM VREFS NEEDED FOR VARIOUS MEMORIES. CONSULT WITH MEM TEAM FOR USAGE.



MX_CS1_N CONNECTED
TO J3 TO SUPPORT 1G
RAM CONFGS



[PAGE_TITLE=MEMORY PARTITION A, TOP]

DRAWING Wed Feb 10 16:23:26 2010

MICROSOFT
CONFIDENTIAL

PROJECT NAME
TRINITY_XDK

PAG
14 / 8

	FAB	REV
	G	1.01

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

MEMORY PARTITION A, BOTTOM

CHIP SELECT = 1, MIRROR FUNCTION = 1

D

D

C





C

B

B

A

A





8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1


MEMORY PARTITION B, TOP

CHIP SELECT = 0, MIRROR FUNCTION = 0

D





C



PARTITION B DECOUPLING

B



8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1




8 7 6 5 4 3 2 1

MEMORY PARTITION B, BOTTOM

CHIP SELECT = 1, MIRROR FUNCTION = 1

D

D








8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

MEMORY PARTITION C, TOP

CHIP SELECT = 0, MIRROR FUNCTION = 0




8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

MEMORY PARTITION C, BOTTOM

CHIP SELECT = 1, MIRROR FUNCTION = 1








8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

MEMORY PARTITION D, TOP

CHIP SELECT = 0, MIRROR FUNCTION = 0



8 7 6 5 4 3 2 1



8 7 6 5 4 3 2 1

MEMORY PARTITION D, BOTTOM

CHIP SELECT = 1, MIRROR FUNCTION = 1

D

D



EMPTY

T3	MD_DQ23	BI	13 20
T2	MD_DQ22	BI	13 20
R3	MD_DQ21	BI	13 20
DQ30			
DQ29			
R2	MD_DQ20	BI	13 20
DQ28			
DQ27			
DQ26			
DQ25			
M3	MD_DQ19	BI	13 20
N2	MD_DQ18	BI	13 20
L3	MD_DQ17	BI	13 20
M2	MD_DQ16	BI	13 20
P2	MD_WDQS2	IN	13
RDQS3	MD_RDQS2	OUT	20 13
DM3	MD_DM2	IN	13
T10	MD_DQ31	BI	13 20
DQ23	MD_DQ30	BI	13 20
DQ22	MD_DQ29	BI	13 20
R10	MD_DQ28	BI	13 20
DQ21			
R11	MD_DQ27	BI	13 20
M10	MD_DQ26	BI	13 20
DQ19			
N11	MD_DQ25	BI	13 20
DQ18			
L10	MD_DQ24	BI	13 20
DQ16			
M11	MD_WDQS3	IN	13
P11	MD_RDQS3	OUT	20 13
RDQS2	MD_RDQS3	IN	13
DM2	MD_DM3	IN	13
G10	MD_DQ7	BI	13 20
DQ15	MD_DQ6	BI	13 20
F11	MD_DQ5	BI	13 20
DQ14			
E11	MD_DQ4	BI	13 20
DQ13			
C10	MD_DQ3	BI	13 20
DQ11			
C11	MD_DQ2	BI	13 20
DQ10			
B10	MD_DQ1	BI	13 20
DQ9			
B11	MD_DQ0	BI	13 20
WDQS1	MD_WDQS0	IN	13
RDQS1	MD_RDQS0	OUT	20 13
DM1	MD_DM0	IN	13
G3	MD_DQ15	BI	13 20
DQ7	MD_DQ14	BI	13 20
F2	MD_DQ13	BI	13 20
DQ6			
F3	MD_DQ12	BI	13 20
DQ5			
E2	MD_DQ11	BI	13 20
DQ4			
C3	MD_DQ10	BI	13 20
DQ3			
C2	MD_DQ9	BI	13 20
DQ2			
B2	MD_DQ8	BI	13 20
DQ1			
D2	MD_WDQS1	IN	13
WDQS0	MD_RDQS1	OUT	20 13
RDQS0	MD_RDQS1	IN	13
DM0	MD_DM1	OUT	20 13
ZQ	MD_ZQ_BOT	IN	13



x802980-019

R6U1
243 OHM
1%
CH402


V_MEM

R6F1
549 OHM
1%EMPTY
402R6F2
1.27 KOHM
1%EMPTY
402C6F3
0.1UF
10%
X5R
402

MEM_D_VREF0

OUT
20 21

x802980-019




[PAGE_TITLE=MEMORY PARTITION D, BOTTOM]

DRAWING
Wed Feb 10 16:23:28 2010MICROSOFT
CONFIDENTIAL
PROJECT NAME
TRINITY_XDK
PAGE
21/81
FAB
G
REV
1.01

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

HANA, CLOCKS + STRAPPING







8 7 6 5 4 3 2 1




8 7 6 5 4 3 2 1

HANA, VIDEO + FAN + AUDIO



D




C

4 [IN] GPU_HSYNC_OUT
4 [IN] GPU_VSYNC_OUT40 [IN] HDMI_HPD
29 [IN] SB_SPDIF_OUT
29 [IN] I2S_BCLK
29 [IN] I2S_WS


29 [IN] I2S_SD

1 R4B15 10 KOHM 5%
2 CH 402
23 IN HANA_OP2_DN
A11 FAN_OP2_DN
C11 FAN_OP2_DP
C12 FAN_OP1_DP27 [IN] SMC_PWM0
205 KOHM 1%
402 CH


61 4 [IN] CPU_TEMP_N




61 4 [IN] GPU_TEMP_N



61 4 [IN] EDRAM_TEMP_N



38 23 [IN] BRD_TEMP_N



23 [IN] CAL_TEMP_N

X802478-003

[PAGE_TITLE=HANA, VIDEO + FAN + AUDIO]

DRAWING
Wed Feb 10 16:23:28 2010

MICROSOFT CONFIDENTIAL	PROJECT NAME TRINITY_XDK	PAGE 23/81	FAB G	REV 1.01
---------------------------	-----------------------------	---------------	----------	-------------

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

HANA, POWER + DECOUPLING

D

D

C



C

B

B

A

A



8 7 6 5 4 3 2 1

1

8 7 6 5 4 3 2 1

HANA , POWER + DECOUPLING

D

D

C


C

B

B

A

A






8 7 6 5 4 3 2 1

1





8 7 6 5 4 3 2 1

SB, PCIE + SMM GPIO + JTAG



D



C


GPIO<1> = 0 ENABLE DEBUG OUTPUT
1 DISABLE DEBUG OUTPUTGPIO<0, 2, 3> = 111 XENON
110 ZEPHYR A
101 ZEPHYR B
100 ZEPHYR C
011 FALCON
010 JASPER
001 TRINITYGPIO<5> = 0 LESS THAN 1GB SYSTEM FLASH
1, 1GB SYSTEM FLASH

B




X817692-001

A




8 7 6 5 4 3 2 1



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

SB, FLASH + USB + SPI

N: ALL PORTS ARE DIFFERENTIAL USB PAIRS ON THIS PAGE




X817692-001

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---


8 7 6 5 4 3 2 1

SB, ETHERNET + AUDIO + SATA



8 7 6 5 4 3 2 1

PSB , STANDBY POWER + DECOUPLING



[PAGE_TITLE=PSB , STANDBY POWER + DECOUPLING]


DRAWING
Wed Feb 10 16:23:30 2010

MICROSOFT CONFIDENTIAL	PROJECT NAME TRINITY_XDK	PAGE 30/81	FAB G	REV 1.01
---------------------------	-----------------------------	---------------	----------	-------------

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

PSB, MAIN POWER + DECOUPLING



[PAGE_TITLE=PSB, MAIN POWER + DECOUPLING]

DRAWING
Wed Feb 10 16:23:30 2010MICROSOFT
CONFIDENTIAL
PROJECT NAME
TRINITY_XDK
PAGE
31/81
FAB
G
REV
1.01

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

PSB OUT, ETHERNET

D

D

C

C

B

B


A

A

MICREL AND ATHEROS ENET PHY

NOTE : THIS PAGE OF THE SCHEMATIC DISPLAYS ONLY THE MICREL PART AND ITS ASSOCIATED STUFFING OPTIONS.
THE NO STUFF PARTS WILL BE STUFFED ALONG WITH THE ATHEROS PHY AND WILL BE IMPLEMENTED AS A BOM STUFFING OPTION..

DEFAULT ETHERNET PHY ADDRESS = 00001
AUTO_NEGOTIATION ENABLED BY DEFAULT USING INTERNAL PULL-UP ON LED0/NWAYEN
AUTO MDIX ENABLED BY DEFAULT



8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

PSB OUT, AUDIO

D

D

C


C

B

B

A

A



[PAGE_TITLE=PSB OUT, AUDIO]

DRAWING
Wed Feb 10 16:23:30 2010MICROSOFT
CONFIDENTIALPROJECT NAME
TRINITY_XDKPAGE 33/81
FAB G
REV 1.01

8 7 6 5 4 3 2 1

1

8 7 6 5 4 3 2 1

PSB OUT, FLASH

D

D

C


C

B

B

A

A



XSB SOUTHBRIDGE		
N: RETAIL=16MB N: XDK=64MB		
FLSH_DATA0	0	1
FLSH_DATA1	0	8MB 16MB
FLSH_DATA1	1	32MB 64MB


PSB SOUTHBRIDGE	
FLSH_DATA[1:0]	FLASH CONFIGURATION
0X0	0.5KB, 16KB BLOCKS, 16MB
0X1	0.5KB, 16KB BLOCKS, 16MB
0X2	2KB PAGES, 128KB BLOCKS, VARIOUS SIZES (256MB)
0X3	4KB PAGES, 256KB BLOCKS, VARIOUS SIZES

8 7 6 5 4 3 2 1


8 7 6 5 4 3 2 1

CONN, INFARED + ACCELEROMETER + SWITCHES + AUDIBLE F/B


ACCELEROMETER




TILT SWITCH, SOLICO





IR MODULE



POWER BUTTON



AUDIBLE FEEDBACK



8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

CONN , FAN

D

D

C


C

B


B

A

A



FAN CONTROL




8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

CONN , AVIP

D



V_5P0

RT3A1

01.10 A

THRMSR

1206

C2A8

10% UF

6.3 V

802

C2A2

5% PF

5.5 V

402

X7R

402

C2A3

22 PF

NPO

402

V_12P0

R3A5

1.82 KOHM

1% CH

402

Q3A1

5

WSS_CNTL_B

R3A3

5.36 KOHM

402

1% CH

402

WSS_CNTL0

4.75 KOHM

402

1% CH

402

R3A4

1.82 KOHM

1% CH

402

Q3A1

3

XSTR

1

R3A5

301 OHM

1% CH

402

R3A6

603 OHM

1% CH

402

R3A1

10 KOHM

402

5% CH

402

R3A2

1 KOHM

402

5% CH

402

WSS_CNTL_OUT_R

R3A1

1

XSTR

1

Q3M1

2

SCART_RGB_R

1

R3M3

10 KOHM

402

5% CH

402

SCART_RGB_OUT_R

R3M7

1

C3M1

0.01 UF

402

R3M2

10 KOHM

402

5% CH

402

C3M1

0.01 UF

402

V_3P3

R3M1

1

XSTR

1

Q3M1

2

SCART_RGB_R

1

R3M3

10 KOHM

402

5% CH

402

SCART_RGB_OUT_R

R3M7

1

C3M1

0.01 UF

402

V_5P0

RT3A1

1

THRMSR

1206

C2A8

10% UF

6.3 V

802

C2A2

5% PF

5.5 V

402

X7R

402

C2A3

22 PF

NPO

402

V_AVIP

OUT

39

40

CONN

XENON AVIP CONNECTOR

J4A2

V_AVIP

V_AVIP_RET

VID_DACA_OUT

VID_DACA_RET

VID_DACB_OUT

VID_DACB_RET

VID_DACD_OUT

VID_DACD_RET

VID_HSYNC_OUT

VID_HSYNC_RET

VID_VSYNC_OUT

VID_VSYNC_RET

SPDIF

SHIELD<3>

SHIELD<2>


SHIELD<1>

SHIELD<0>

MTGB<8-1>

MTGA<8-1>



TH




8 7 6 5 4 3 2 1

CONN, USB + MEM PORTS + TOSLINK + WAVEPORT

N: ALL DIFFERENTIAL PAIRS ON THIS PAGE ARE USB DIFFERENTIAL PAIRS.




8 7 6 5 4 3 2 1




8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

CONN , ODD + HDD + MU

D




C




B


ODD POWER DECOUPLING




A




HDD POWER



MEMORY UNIT



ODD POWER AND CONTROL



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

8 7 6 5 4 3 2 1

VREG, BLEEDERS

D

D

C



C

B

B

A

A




V_{12P0} & V_{5P0} BLEEDERSV_{5P0DUAL} BLEEDER

8 7 6 5 4 3 2 1


1

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

VREGS , INPUT + OUTPUT FILTERS




8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



8 7 6 5 4 3 2 1

VREG , CPU OUTPUT PHASE 1 & 2




8 7 6 5 4 3 2 1

1

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

VREGS , V5P0 DUAL




VREG_5P0_SEL	VREG_5P0_SEL_NGATE/PGATE	V_5P0DUAL
HIGH	LOW	V _{5P0STBY}
LOW	HIGH	V _{5P0}

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---


8 7 6 5 4 3 2 1

VREGS , V5P0


D




C



B



A




[PAGE_TITLE=VREGS , V5P0]

DRAWING
Wed Feb 10 16:23:32 2010MICROSOFT
CONFIDENTIAL
PROJECT NAME
TRINITY_XDK
PAGE 47/81
FAB G
REV 1.01

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

VREGS , V3P3



[PAGE_TITLE=VREGS , V3P3]


DRAWING
Wed Feb 10 16:23:33 2010

MICROSOFT CONFIDENTIAL	PROJECT NAME TRINITY_XDK	PAGE 48/81	FAB G	REV 1.01
---------------------------	-----------------------------	---------------	----------	-------------

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1


VREGS , VEDRAM



8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

VREGS , VMEM



8 7 6 5 4 3 2 1

VREGS , VCS

D

D

C

C

B

B


A

A

[PAGE_TITLE=VREGS , VCS]

DRAWING
Wed Feb 10 16:23:33 2010MICROSOFT
CONFIDENTIAL PROJECT NAME
TRINITY_XDK PAGE
51/81 FAB
G REV
1.01

8 7 6 5 4 3 2 1


GAIN=0.4 WITH R4B17 = 11K, R4B19 = 27.4K
OUTPUT = CPU_SRVID(1+GAIN)

8 7 6 5 4 3 2 1

1

8 7 6 5 4 3 2 1

VREGS, 1P8+GPUPCIE+SBPCIE+CPUPLL+EFUSE



8 7 6 5 4 3 2 1

VREGS, STANDBY SWITCHERS

D

D

C


C

B

B

A

A













8 7 6 5 4 3 2 1

1

8 7 6 5 4 3 2 1

BOARD LEVEL DECOUPLING




8 7 6 5 4 3 2 1


8 7 6 5 4 3 2 1

MARGIN, VMEM + VEDRAM


D



C



B




[PAGE_TITLE=MARGIN, VMEM + VEDRAM]

DRAWING
Wed Feb 10 16:23:34 2010MICROSOFT
CONFIDENTIALPROJECT NAME
TRINITY_XDKPAGE
55/81FAB
GREV
1.01

8 7 6 5 4 3 2 1


8 7 6 5 4 3 2 1

MARGIN, V3P3 + V5P0



8 7 6 5 4 3 2 1

1



8 7 6 5 4 3 2 1

MARGIN, VGPUPCIE, VSBPCIE, VCPUPLL, V12P0, TEMP

D

D

C





C

B

B

A

A



[PAGE_TITLE=MARGIN, VGPUPCIE, VSBPCIE, VCPUPLL, V12P0, TEMP]


DRAWING
Wed Feb 10 16:23:34 2010MICROSOFT
CONFIDENTIAL
PROJECT NAME
TRINITY_XDK
PAGE
58/81
FAB
G
REV
1.01

8 7 6 5 4 3 2 1

1

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---


XDK , DEBUG CONNECTORS



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

XDK DEBUG



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

DEBUG BOARD, SPYDER CONN

D

D

C

C


B

B

A

A

ALL STP POINTS SHALL BE ADDED TO TOP SIDE IN LAYOUT




8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---


8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

LABELS AND MOUNTING


INTELLIGENT SERIAL NUMBER TARGET.





WEST PCB MOUNTING HOLES




EAST PCB MOUNTING HOLES




HEAT SINK MOUNTING HOLES




8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



CLOCK DIAGRAM





8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

REFERENCE TABLE

N: MICREL STUFFED BY DEFAULT

REF DES TO STUFF MICREL	ATHEROS
C2C8	C2C8
C2C9	C2C9
C2D1	C2C10
C2D3	C2D2
C2P2	C2D3
C2P3	C2D4
C2P4	C2D5
C2P5	C2P2
C2R5	C2P4
C2R6	C2P5
FB2C1	C2R3
R2D1	FB2C1
R2D2	FB2R1
R2D3	R2D2
R2D4	R2D4
R2D6	R2R1
R2R10	R2R10
R2R2	R2R11
R2R4	R2R12
R2R8	R2R13
U2D1	R2R15
	R2R3
	R2R5
	R2R6
	R2R7
	R2R9
	U2D1

N: FOR MICREL U2D1 IS P/N X819763-001
N: FOR ATHEROS U2D1 IS P/N X820024-001

DIGITAL POTENTIOMETERS			
VOLTAGE RAIL	STEPS	STEP SIZE	I2C R/W ADDRESSES
VMEM	256	0.007031V	W: 01011000 0X58, R: 01011001 0X59
VEDRAM	256	0.004199V	W: 01011000 0X58, R: 01011001 0X59
V5P0	256	0.011719V	W: 01011010 0X5A, R: 01011011 0X5B
V3P3	256	0.008V	W: 01011010 0X5A, R: 01011011 0X5B
VREF	256	0.007031V	W: 01011110 0X5E, R: 01011111 0X5F
VCS	256	?V	W: 01011110 0X5E, R: 01011111 0X5F
GPUPCIE	256	0.005859V	W: 01011100 0X5C, R: 01011101 0X5D
CPULL_SBCIE	256	0.007148V	W: 01011100 0X5C, R: 01011101 0X5D

ANALOG TO DIGITAL CONVERTERS			
VOLTAGE RAIL	STEPS	STEP SIZE	I2C R/W ADDRESSES
VMEM	4096	0.001221V	W: 01010000 0X50, R: 01010001 0X51
VEDRAM	4096	0.001221V	W: 01010000 0X50, R: 01010001 0X51
V5P0	4096	0.000806V	W: 01010010 0X52, R: 01010011 0X53
V3P3	4096	0.000806V	W: 01010010 0X52, R: 01010011 0X53
VCS	4096	0.000806V	W: 01001000 0X48, R: 01001001 0X49
MEM_VREF	4096	0.000806V	W: 01000110 0X46, R: 01000111 0X47
GPUPCIE	4096	0.000806V	W: 01000010 0X42, R: 01000011 0X43
CPULL_SBCIE	4096	0.000806V	W: 01000010 0X42, R: 01000011 0X43

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

TRINITY DOC TRACKER

D	DOC #	DESCRIPTION	D
	H08752	TRINITY CONSOLE MONITORING AND MARGINING	
	H08772	TRINITY CONSOLE FAN DRIVER / THERMAL ALGORITHM	
	H09297	TRINITY HS PWM FAN SPECIFICATION	
	H07617	TRINITY VEJLE THERMAL DESIGN AND QUAŁ SPECIFICATION	
	H05204	TRINITY PCB TECHNOLOGY SPECIFICATION	
	H08753	TRINITY CONSOLE HDD SPECIFICATION	
	H08938	ODD COMP SPEC	
	H08939	ODD ATA INTERFACE SPEC	
	H02235	ODD AP MEDIA SPECIFICATION	
	H08771	TRINITY CONSOLE TEST HOOK SPECIFICATION	
		DFM GUIDELINES	
	H08756	TRINITY CONSOLE USB SPECIFICATION	
	H08762	TRINITY CONSOLE V_5P0 REGULATOR SPECIFICATION	
		TRINITY CONSOLE V_5P0DUAL SPECIFICATION	
		TRINITY CONSOLE BLEEDER SPECIFICATION	
	H08759	TRINITY CONSOLE V_CPUVCS REGULATOR SPECIFICATION	
	H08760	TRINITY CONSOLE V_3P3STBY REGULATOR SPECIFICATION	
	H08761	TRINITY CONSOLE V_1P8STBY REGULATOR SPECIFICATION	
	H08763	TRINITY CONSOLE V_3P3 REGULATOR SPECIFICATION	
	H08764	TRINITY CONSOLE V_MEM REGULATOR SPECIFICATION	
	H08765	TRINITY CONSOLE V_EDRAM REGULATOR SPECIFICATION	
	H08766	TRINITY CONSOLE LINEAR REGULATOR SPECIFICATION	
	H08767	TRINITY CONSOLE VR ARCHITECTURE	
	H08758	TRINITY CONSOLE V_CPUCORE REGULATOR SPECIFICATION	
		SMC POR FLOWCHART	
	H08768	TRINITY CONSOLE SYSTEM MANAGEMENT SPECIFICATION	
	H08773	TRINITY CONSOLE DVD EJECT CAPACITIVE TOUCH SPECIFICATION	
	H09553	TRINITY CONSOLE WIFI MODULE SPECIFICATION	
	H08777	TRINITY CONSOLE SPECIFICATION TEMPLATE	
	H08776	TRINITY CONSOLE FPM REQUIREMENTS DOCUMENT	
	H08754	TRINITY CONSOLE AUDIO / VIDEO SPECIFICATION	
	H08757	TRINITY CONSOLE IR SPECIFICATION	
	H08770	TRINITY CONSOLE TILT SWITCH SPECIFICATION	
	H08775	TRINITY CONSOLE FPM LED DISPLAY SPECIFICATION	
	H08774	TRINITY CONSOLE EMI/ESD/SAFETY SPECIFICATION	
	H08676	CONSOLE USAGE MODEL AND RELIABILITY BUDGET	
	H08750	TRINITY CONSOLE PLATFORM DESIGN GUIDE	
	H08778	TRINITY CONSOLE POWER BUDGET	
	H08780	TRINITY CONSOLE ACOUSTICS MODEL	
	H09169	TRINITY RJ45 + AUX INTERFACE AND CONNECTOR SPEC	
		CONSOLE RELIABILITY SPECIFICATION	
	H08751	TRINITY CONSOLE FLASH SPECIFICATION	
	H08769	TRINITY CONSOLE PLL SPECIFICATION	
	H08755	TRINITY CONSOLE ETHERNET SPECIFICATION	
	H08945	TRINITY DC CABLE AND CONNECTOR SPEC H08945	
	H08946	TRINITY PSU SPECS H08946	

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

Title:	Basenet Report			
Design:	trinity			
Date:	Feb 10 16:21:00 2010			
Base nets and synonyms for trinity_lib.TRINITY(@trinity_lib.trinity(sch_1))				
Base Signal Location([Zone][dir])				
ACCELEROMETER_INT	35C4	CAL_TEMP_P	23A4	
ANA_CLK_OE	27D1 22C8	CAPX	35C4	
ANA_CLK_OE_R	22C6	CAPY	35C4	
ANA_RST_N	27D1 22D7	CAPZ	35C4	
ANA_V12P0_PWRGD	22D3 27D1 42B8	CORE_HF_BGR_PLL	2A1	
ANA_VID_INT	23D1 26B2	CPU_CHECKSTOP_N	2D1 60A2	
AUD_CLK	22A1 29C7	CPU_CHECKSTOP_N_LED	60B5	
AUD_CLK_R	22B4	CPU_CHECKSTOP_N_LED_B	60A4	
AUD_L_OUT	33C1 37C7	CPU_CHECKSTOP_N_LED_C	60B4	
AUD_RDY_BSBY	26A2 35A3	CPU_CHECKSTOP_N_R	60A5	
AUD_RST_N	26B2 33B7	CPU_CLK_DN	22D1 2C7	
AUD_R_OUT	33B1 37C7	CPU_CLK_DN_R	22C4	
AUD_SPI_CLK	26A6 35A7	CPU_CLK_DN_R2	2C7	
AUD_SPI_MISO	35A3 26A6	CPU_CLK_DP	22D1 2C7	
AUD_SPI_MOSI	26A4 35A7	CPU_CLK_DP_R	22C4	
AUD_SSB	26A1 35A7	CPU_CLK_DP_R2	2C7	
AUD_VOUTL	33B4	CPU_CORE_HF_CLKOUT_DN	6D1	
AUD_VOUTL_R	33B3	CPU_CORE_HF_CLKOUT_DP	6D1	
AUD_VOUTR	33B4	CPU_DBG0_POST0	3A5	
AUD_VOUTR_R	33B3	CPU_DBG1_POST1	3A5	
AV_MODE0	37C3 27B8 37B3	CPU_DBG2_POST2	3A5	
AV_MODE0_R	27B6	CPU_DBG3_POST3	3A5	
AV_MODE1	37C3 27B8 37C3	CPU_DBG4_POST4	3A5	
AV_MODE1_R	27B6	CPU_DBG5_POST5	3A5	
AV_MODE2	37C3 27B8 37C3	CPU_DBG6_POST6	3A5	
AV_MODE2_R	27B6	CPU_DBG7_POST7	3A5	
BINDSW_N	38A8 27C1	CPU_DBG8_RST0	3A5	
BINDSW_N_R	38A6	CPU_DBG9_RST1	3A5	
BLEEDER_B	42B2	CPU_DBG10_RST2	3A5	
BLEEDER_C1	42B2	CPU_DBG11_GPU_HB_TP	3A5	
BLEEDER_C2	42B2	CPU_DBG12_CPUCLK0_TP	3A5	
BLEEDER_V12P0_B1	42B7	CPU_DBG13_CPUCLK1_TP	3A5	
BLEEDER_V12P0_B2	42C5	CPU_DBG14_GPUCLK0_TP	3A5	
BLEEDER_V12P0_C1	42B6	CPU_DBG15_GPUCLK1_TP	3A5	
BLEEDER_V12P0_C2	42B6	CPU_DBG_RST_EN	2B7	
BLEEDER_V12P0_LOAD	42B5	CPU_DBG_TBCLK0	3D7	
BMA_PS_R	35C5	CPU_DBG_TBCLK1	3D7	
BND_GAP_CAP	23A5	CPU_DLL_SNIF_OUT	3D7	
BORONFPPMPORT_DN	28C2 38B8	CPU_DLL_SNIF_OUT_TP	3D5	
BORONFPPMPORT_DP	28C2 38B8	CPU_EXT_CLK_EN	2B7	
BORONFPM_CLK	27A1 38A8	CPU_LIMIT_BYPASS	2B1	
BORONFPM_DATA	27A1 38A8	CPU_PLL_BYPASS	2B1	
BRD_TEMP_N	23C2 38A8 23A8	CPU_PSRO0_OUT	2B7	
BRD_TEMP_N_R	38A6	CPU_PWRGD	27A1 2D7	
BRD_TEMP_P	23A1 23C2 38A8	CPU_RST_N	27B1 2D7	
BRD_TEMP_P_R	38A6	CPU_RST_N_2_R	60A6	
CAL_TEMP_N	23A1 23A8	CPU_RST_V1P1_N	2D1 60A7	
Base nets and synonyms for trinity_lib.TRINITY(@trinity_lib.trinity(sch_1))				
Base Signal Location([Zone][dir])				
CPU_VDDSO_DN	6D8	FAN_OP1_DP	23A7	
CPU_VDDSO_DP	6D8	FAN_PULLUP	36C2	
CPU_VDDS1_DN	6D8	FLSH_ALE	28C2 34B5	
CPU_VDDS1_DP	6D8	FLSH_CE_N	28C2 34B5	
CPU_VGATE	2B7	FLSH_CLE	28C2 34B5	
CPU_VREGAPS1	2C1 43C7	FLSH_DATA<...>	28C7 34C8	
CPU_VREGAPS2	2C1 43D7	FLSH_NC38	34C2	
CPU_VREGAPS3	2C1 43D7	FLSH_READY	34C1 28B7	
CPU_VREGAPS4	2C1 43D7	FLSH_RE_N	28C2 34B5	
CPU_VREGAPS5	2C1 43D7	FLSH_WE_N	28C2 34B5	
CPU_VREGAPS6	2C1 43D7	FLSH_WP_N	28C7 34B5	
DBG_LED0	27A8	GAMEPORT1_DN	28B2 39D8	
DB_TM_CT1	58B1	GAMEPORT1_DP	28B2 39D8	
DB_TM_CT2	58B1	GAMEPORT2_DN	28B2 39C8	
DB_TM_CT3	58B1	GAMEPORT2_DP	28B2 39C8	
DFM_THIEVING_PADS_REQUIREMENT3	38D5	GND_DECOPPLE	32A5	
ECB_CLK_BYP	26D6	GPU_CLK_DN	22D1 4D8	
ECB_CLK_SEL	26D6	GPU_CLK_DN_C	4C8	
EDRAM_PSRO_DOUT	2B7	GPU_CLK_DN_R	22C4	
EDRAM_TEMP_N	4B8 61B3 23A8	GPU_CLK_DP	22D1 4D8	
EDRAM_TEMP_P	23A1 4B8 61B6	GPU_CLK_DP_C	4D8	
EJECTSW_N	38A8 27C1 35A3	GPU_CLK_DP_R	22C4	
EJECTSW_N_R	38A6	GPU_CLK_DP_R2	4D6	
ENET_1_8VEXT	32C5	GPU_DBG_RST_EN	2B7	
ENET_ACT_N	32A3	GPU_HSYNC_OUT	4B1 23C8	
ENET_CLK	22A1 32B8	GPU_PIX_CLK_1X	4C2 23D8	
ENET_CLK_R	22C4	GPU_RST_DONE	4D2 27C1	
ENET_LINK_N	32A3	GPU_RST_DONE_R	27C4	
ENET_REF_CLK_OUT	32B5	GPU_RST_N	27A1 4C8	
ENET_RXTERM	32B5	GPU_SRROM_CLK_R	60C8 5B1	
ENET_RST_N	32A5	GPU_SRROM_CS	5C4	
ENET_RST_N	26B2 32A8 32B8	GPU_SRROM_CS_N_R	60C8 5B1	
ENET_RX_DN	32A8 38B8	GPU_SRROM_EN	5C4	
ENET_RX_DP	32A8 38C8	GPU_SRROM_SCLK	5C4	
ENET_RX_TERM	38C7	GPU_SRROM_SI	5B1 60C6	
ENET_TX_DN	32A1 38C8	GPU_SRROM_SO	5C4	
ENET_TX_DP	32A1 38C8	GPU_SRROM_SO_R	60C8 5B1	
ENET_TX_TERM	38C7	GPU_SRROM_WP_N	60C6 5B1	
EN_TEST0_N	27A6	GPU_TEMP_N	4B8 61B3 23A8	
EN_TEST1_N	27A6	GPU_TEMP_P	23A1 4C8 61B6	
EXPPORT_PORT1_DN	28B7 39C4	GPU_TRST_ED_N	5B8 60D6	
EXPPORT_PORT1_DP	28B7 39C4	GPU_TRST_N	5B8 60D6	
EXPPORT_PORT2_DN	28B7 39B4	GPU_VSYNC_OUT	4B1 23C8	
EXPPORT_PORT2_DP	28B7 39B4	HANA_AV_CLK	22B4	
EXPPORT_PORT3_DN	28A7 39A4	HANA_CLK_DRV_RSET1	22C6	
EXPPORT_PORT3_DP	28B7 39A4	HANA_CLK_DRV_RSET2	22C6	
EXPPORT_RJ45_DN	28B7 38C5	HANA_DAC_RST	23C6	
EXPPORT_RJ45_DP	28B7 38C5	HANA_OP2_DN	23A2 23B6	
EXT_PWR_ON_DBG	59C3	HANA_OP2_DP	23B6	
EXT_PWR_ON_N	37D3 59C1 60A2 27C8	HANA_OP2_OUT	23A4	
37C3 61B2		HANA_PIX_CLK_2X_DN	22B1 4C8	
EXT_PWR_ON_R	27C6	HANA_PIX_CLK_2X_DN_R	22C4	
FAN1_FDBK	36B4 23A6	HANA_PIX_CLK_2X_DP	22B1 4C8	
FAN1_FDBK_R	36B6	HANA_PIX_CLK_2X_DP_R	22C4	
FAN1_OUT	23A2 36C6	HANA_PIX_CLK_2X_R	22D6	
FAN1_Q1_C	36C5	HANA POR_BYPASS	23A2 37D8 39A8	
FAN1_Q1_E	36C5	HANA_SPDIF_OUT	CONFIDENTIAL	
MICROSOFT	PROJECT NAME	PAGE	REV	
	TRINITY_XDK	68/81	1.01	

HANA_TCLK	60C8 22B8	MARGIN_GPUPCIE_CPUPLL_A0 58C4	MA_DQ30 12D8 14D4 15C5	MB_DQ28 12D4 16C5 17C5			
HANA_TDI	60C8 22B8	MARGIN_GPUPCIE_CPUPLL_A1 58C4	MA_DQ31 12D8 14D4 15C5	MB_DQ29 12D4 16C5 17C5			
HANA_TDO	22B8 60C8	MARGIN_V3P3_V5P0_A0 56C6	MA_RAS_N 12B5 14B8 15B8	MB_DQ30 12D4 16C5 17C5			
HANA_TMS	60C6 22B8	MARGIN_V3P3_V5P0_A1 56C6	MA_RDQS0 14B4 15B5 12B8	MB_DQ31 12D4 16D5 17C5			
HANA_TRST	22B8 60C6	MARGIN_VCS_AS 57B5	MA_RDQS1 14B4 15B5 12C8	MB_RAS_N 12B1 16B8 17B8			
HANA_V_12P0_DET	22D6	MARGIN_VCS_CONVST 57B4	MA_RDQS2 14C4 15C5 12C8	MB_RDQS0 16B5 17B5 12B4			
HANA_V_12P0_DET_R	22D5	MARGIN_VMEM_VEDRAM_A0 55C4	MA_RDQS3 14C4 15C5 12D8	MB_RDQS1 16B5 17B5 12C4			
HANA_XTAL_BYPASS	22C6	MARGIN_VMEM_VEDRAM_A1 55C4	MA_VREF0 12A7	MB_RDQS2 16C5 17C5 12C4			
HANA_XTAL_IN	22C6	MARGIN_VMEM_VREFS_BOT 57A6	MA_WDQS0 12A6 12B8 14B4 15B5	MB_RDQS3 16C5 17C5 12D4			
HANA_XTAL_OUT	22C6	MARGIN_VREFS_A0 57A6	MA_WDQS1 12B6 12C8 14B4 15B5	MB_VREF0 12A3			
HANA_XTAL_VSS_CAP	22C6	MARGIN_VREFS_A1 57A6	MA_WDQS2 12C8 14C4 15C5	MB_WDQS0 12A2 12B4 16B5 17B5			
HBEDB_CLK_BYP	26D6	MARGIN_VREFS_AS 57D4	MA_WDQS3 12D8 14C4 15C5	MB_WDQS1 12B2 12C4 16B5 17B5			
HBEDB_CLK_SEL	26D6	MARGIN_VREFS_CONVST 57C4	MA_WE_N 12B5 14B8 15B8	MB_WDQS2 12C4 16C5 17C5			
HDD_RX_DN	41C8 29B7	MA_A<11..0> 12C5 14C8 15C8	MA_ZQ_BOT 15B5	MB_WDQS3 12D4 16C5 17C5			
HDD_RX_DN_C	41C6	MA_BA<2..0> 12C5 14C8 15C8	MA_ZQ_TOP 14B5	MB_WE_N 12B1 16B8 17B8			
HDD_RX_DP	41C8 29B7	MA_CAS_N 12B5 14B8 15B8	MB_A<11..0> 12C1 16C8 17C8	MB_ZQ_BOT 17A5			
HDD_RX_DP_C	41C6	MA_CKE 12B5 14B8 15B8	MB_BA<2..0> 12C1 16B8 17B8	MB_ZQ_TOP 16A5			
HDD_TX_DN	29A1 41D8	MA_CLK0_DN 12C5 14D8	MB_CAS_N 12B1 16B8 17B8	MC_A<11..0> 13C5 18C8 19C8			
HDD_TX_DN_C	41D6	MA_CLK0_DP 12C5 14D8	MB_CKE 12B1 16B8 17B8	MC_BA<2..0> 13C5 18B8 19B8			
HDD_TX_DP	29A1 41D8	MA_CLK1_DN 12C5 15D8	MB_CLK0_DN 12C1 16C8	MC_CAS_N 13B5 18B8 19B8			
HDD_TX_DP_C	41D6	MA_CLK1_DP 12C5 15D8	MB_CLK0_DP 12C1 16D8	MC_CKE 13C5 18B8 19B8			
HDMI_CEC	40B3	MA_CS0_N 12B5 14B8	MB_CLK1_DN 12C1 17C8	MC_CLK0_DN 13C5 18D8			
HDMI_DDC_CLK	23A2 27B8 37D3 40A8	MA_CS1_N 12B5 14B8 15B8	MB_CLK1_DP 12C1 17D8	MC_CLK0_DP 13C5 18D8			
55D8		MA_DM0 12B8 14B4 15B5	MB_CS0_N 12B1 16B8	MC_CLK1_DN 13C5 19D8			
HDMI_DDC_DATA	23A2 27C8 37C3 40A8	MA_DM1 12C8 14B4 15B5	MB_CS1_N 12B1 16B8 17B8	MC_CLK1_DP 13D5 19D8			
55D8		MA_DM2 12C8 14C4 15C5	MB_DM0 12B4 16B5 17B5	MC_CS0_N 13B5 18B8			
HDMI_EXT_SWING	23C4	MA_DM3 12D8 14C4 15C5	MB_DM1 12C4 16B5 17B5	MC_CS1_N 13B5 18B8 19B8			
HDMI_HPD	40A1 23C8	MA_DQ0 12B8 14B4 15B5	MB_DM2 12C4 16C5 17C5	MC_DM0 13B8 18B4 19B4			
HDMI_HPD_PIN	40A3	MA_DQ1 12B8 14B4 15B5	MB_DM3 12D4 16C5 17C5	MC_DM1 13C8 18B4 19B4			
HDMI_TX0_DN	23A1 40C8	MA_DQ2 12B8 14B4 15B5	MB_DQ0 12B4 16B5 17B5	MC_DM2 13C8 18C4 19C4			
HDMI_TX0_DP	23B1 40C8	MA_DQ3 12B8 14B4 15B5	MB_DQ1 12B4 16B5 17B5	MC_DM3 13D8 18C4 19C4			
HDMI_TX0_DP_R	23B2	MA_DQ4 12B6 12B8 14B4 15B5	MB_DQ2 12B4 16B5 17B5	MC_DQ0 13B8 18B4 19B4			
HDMI_TX1_DN	23B1 40C8	MA_DQ5 12B8 14B4 15C5	MB_DQ3 12B4 16B5 17B5	MC_DQ1 13B8 18B4 19B4			
HDMI_TX1_DP	23B1 40D8	MA_DQ6 12B8 14B4 15C5	MB_DQ4 12B2 12B4 16B5 17B5	MC_DQ2 13B8 18B4 19B4			
HDMI_TX1_DP_R	23B2	MA_DQ7 12B8 14B4 15C5	MB_DQ5 12B4 16B5 17B5	MC_DQ3 13B8 18B4 19B4			
HDMI_TX2_DN	23B1 40D8	MA_DQ8 12C8 14B4 15B5	MB_DQ6 12B4 16B5 17B5	MC_DQ4 13B6 13B8 18B4 19B4			
HDMI_TX2_DP	23B1 40D8	MA_DQ9 12C8 14B4 15B5	MB_DQ7 12B4 16B5 17B5	MC_DQ5 13B8 18B4 19B4			
HDMI_TX2_DP_R	23B2	MA_DQ10 12C8 14B4 15B5	MB_DQ8 12C4 16B5 17B5	MC_DQ6 13B8 18B4 19B4			
HDMI_TXC_DN	23B1 40B8	MA_DQ11 12C8 14B4 15B5	MB_DQ9 12C4 16B5 17B5	MC_DQ7 13B8 18B4 19C4			
HDMI_TXC_DP	23C1 40B8	MA_DQ12 12B6 12C8 14B4 15B5	MB_DQ10 12C4 16B5 17B5	MC_DQ8 13C8 18B4 19B4			
HDMI_TXC_DP_R	23C2	MA_DQ13 12C8 14B4 15B5	MB_DQ11 12C4 16B5 17B5	MC_DQ9 13C8 18B4 19B4			
I2S_BCLK	29B1 23C8 33B7	MA_DQ14 12C8 14C4 15B5	MB_DQ12 12B2 12C4 16B5 17B5	MC_DQ10 13C8 18B4 19B4			
I2S_BCLK_R	29B4	MA_DQ15 12C8 14C4 15B5	MB_DQ13 12C4 16B5 17B5	MC_DQ11 13C8 18B4 19B4			
I2S_MCLK	29B1 33B7	MA_DQ16 12C8 14C4 15C5	MB_DQ14 12C4 16B5 17B5	MC_DQ12 13B6 13C8 18B4 19B4			
I2S_MCLK_R	29B4	MA_DQ17 12C8 14C4 15C5	MB_DQ15 12C4 16B5 17B5	MC_DQ13 13C8 18B4 19B4			
I2S_SD	29B1 23B8 33B7	MA_DQ18 12C8 14C4 15C5	MB_DQ16 12C4 16C5 17C5	MC_DQ14 13C8 18C4 19B4			
I2S_SD1	23B6	MA_DQ19 12C8 14C4 15C5	MB_DQ17 12C4 16C5 17C5	MC_DQ15 13C8 18C4 19B4			
I2S_SD2	23B6	MA_DQ20 12C8 14C4 15D5	MB_DQ18 12C4 16C5 17C5	MC_DQ16 13C8 18C4 19C4			
I2S_SD3	23B6	MA_DQ21 12C8 14C4 15D5	MB_DQ19 12C4 16C5 17C5	MC_DQ17 13C8 18C4 19C4			
I2S_SD_R	29B4	MA_DQ22 12C8 14C4 15D5	MB_DQ20 12C4 16C5 17C5	MC_DQ18 13C8 18C4 19C4			
I2S_WS	29B1 23C8 33B7	MA_DQ23 12C8 14C4 15D5	MB_DQ21 12C4 16C5 17C5	MC_DQ19 13C8 18C4 19C4			
I2S_WS_R	29B4	MA_DQ24 12D8 14C4 15C5	MB_DQ22 12C4 16C5 17C5	MC_DQ20 13C8 18C4 19C4			
IR_DATA	35B5 27A8	MA_DQ25 12D8 14C4 15C5	MB_DQ23 12C4 16C5 17D5	MC_DQ21 13C8 18C4 19C4			
KER_DBG_RXD	59C1 26C7	MA_DQ26 12D8 14C4 15C5	MB_DQ24 12D4 16C5 17C5	MC_DQ22 13C8 18C4 19D4			
KER_DBG_TXD	26C1 59C5	MA_DQ27 12D8 14C4 15C5	MB_DQ25 12D4 16C5 17C5	MC_DQ23 13D8 18C4 19D4			
KER_DBG_TXD_R	26C3	MA_DQ28 12D8 14C4 15C5	MB_DQ26 12D4 16C5 17C5	MC_DQ24 13D8 18C4 19C4			
LVLCNT	37C7	MA_DQ29 12D8 14D4 15C5	MB_DQ27 12D4 16C5 17C5	MC_DQ25 13D8 18C4 19C4			

MICROSOFT CONFIDENTIAL	PROJECT NAME TRINITY_XDK	PAGE 69/81	REV 1.01
---------------------------	-----------------------------	---------------	-------------

MC_DQ26	13D8 18C4 19C4	MD_DQ24	13D4 20C4 21C5	MII_TXD2	29C1 32A8	SATA_CLK_DN	22B1 26D7
MC_DQ27	13D8 18C4 19C4	MD_DQ25	13D4 20C4 21C5	MII_TXD3	29C1 32B8	SATA_CLK_DN_R	22C4
MC_DQ28	13D8 18C4 19C4	MD_DQ26	13D4 20C4 21C5	MII_TXEN	29C1 32B8	SATA_CLK_DP	22C1 26D7
MC_DQ29	13D8 18D4 19C4	MD_DQ27	13D4 20D4 21C5	MII_TX_CLK	32B1 29D7	SATA_CLK_DP_R	22C4
MC_DQ30	13D8 18D4 19C4	MD_DQ28	13D4 20D4 21C5	MII_TX_CLK_R	29D6	SATA_CLK_REF	22B1 26D7
MC_DQ31	13D8 18D4 19C4	MD_DQ29	13D4 20D4 21C5	MUPORT_DN	28C2 41B3	SATA_CLK_REF_R	22C4
MC_RAS_N	13B5 18B8 19B8	MD_DQ30	13D4 20D4 21C5	MUPORT_DP	28C2 41B3	SATA_CLK_SEL	26D6
MC_RDQS0	18B4 19B4 13B8	MD_DQ31	13D4 20D4 21C5	NET_241_I118_B	39B6	SATA_RBIAS	29A6
MC_RDQS1	18B4 19B4 13C8	MD_RAS_N	13B1 20B8 21B8	NET_259_I6_VIN1	57D3	SB_GPIO<0..15>	26B1 26B5
MC_RDQS2	18C4 19C4 13C8	MD_RDQS0	20B4 21B5 13B4	ODD_RX_DN	41A8 29B7	SB_GPIO<11>	26A4
MC_RDQS3	18C4 19C4 13D8	MD_RDQS1	20B4 21B5 13C4	ODD_RX_DN_C	41A7	SB_GPIO<14>	26A2
MC_VREF0	13A7	MD_RDQS2	20C4 21C5 13C4	ODD_RX_DP	41A8 29B7	SB_GPIO<15>	26A8
MC_WDQS0	13B5 13B8 18B4 19B4	MD_RDQS3	20C4 21C5 13D4	ODD_RX_DP_C	41A7	SB_GPIO_RESERVED6	26B2 26A8
MC_WDQS1	13B5 13C8 18B4 19B4	MD_VREF0	13A3	ODD_TX_DN	29A1 41A8	SB_GPIO_RESERVED16	26B3
MC_WDQS2	13C8 18C4 19C4	MD_WDQS0	13B4 20B4 21B5	ODD_TX_DN_C	41A7	SB_GPIO_RESERVED17	26B3
MC_WDQS3	13D8 18C4 19C4	MD_WDQS1	13B2 13C4 20B4 21B5	ODD_TX_DP	29A1 41B8	SB_GPIO_RESERVED18	26B3
MC_WE_N	13B5 18B8 19B8	MD_WDQS2	13C4 20C4 21C5	ODD_TX_DP_C	41B7	SB_GPIO_RESERVED19	26B3
MC_ZQ_BOT	19B5	MD_WDQS3	13D4 20C4 21C5	PCIEX_CLK_DN	22C1 26C7	SB_GPIO_RESERVED20	26B3
MC_ZQ_TOP	18B5	MD_WE_N	13B1 20B8 21B8	PCIEX_CLK_DN_R	22C4	SB_GPIO_RESERVED21	26B3
MD_A<11..0>	13C1 20C8 21C8	MD_ZQ_BOT	21B5	PCIEX_CLK_DP	22C1 26C7	SB_GPIO_RESERVED22	26B3
MD_BA<2..0>	13C1 20C8 21B8	MD_ZQ_TOP	20B5	PCIEX_CLK_DP_R	22C4	SB_GPIO_RESERVED23	26B3
MD_CAS_N	13B1 20B8 21B8	MEM_A_VREF0	15A6 14B8 15B8	PCIE_INT	26B2 26A6	SB_GPIO_RESERVED24	26B3
MD_CKE	13C1 20B8 21B8	MEM_A_VREF1	14A6 14B8 15B8	PEX_GPU_SB_L0_DN	4C2 26C7	SB_GPIO_RESERVED25	26C3
MD_CLK0_DN	13C1 20D8	MEM_B_VREF0	17A6 16B8 17B8	PEX_GPU_SB_L0_DN_C	4C4	SB_GPIO_RESERVED26	26C3
MD_CLK0_DP	13C1 20D8	MEM_B_VREF1	16A6 16B8 17B8	PEX_GPU_SB_L0_DP	4C2 26C7	SB_GPIO_RESERVED27	26C3
MD_CLK1_DN	13C1 21D8	MEM_CALA	4A6	PEX_GPU_SB_L0_DP_C	4C4	SB_GPIO_RESERVED28	26C3
MD_CLK1_DP	13D1 21D8	MEM_CALB	4A6	PEX_GPU_SB_L1_DN	4C2 26C7	SB_GPIO_RESERVED29	26C3
MD_CS0_N	13B1 20B8	MEM_C_VREF0	19A6 18B8 19B8	PEX_GPU_SB_L1_DN_C	4C4	SB_GPIO_RESERVED30	26C3
MD_CS1_N	13B1 20B8 21B8	MEM_C_VREF1	18A6 18B8 19B8	PEX_GPU_SB_L1_DP	4D2 26C7	SB_GPIO_RESERVED31	26C3
MD_DM0	13B4 20B4 21B5	MEM_D_VREF0	21A6 20B8 21B8	PEX_GPU_SB_L1_DP_C	4D4	SB_MAIN_PWRGD	27B1 27D8
MD_DM1	13C4 20B4 21B5	MEM_D_VREF1	20A6 20B8 21B8	PEX_RBIAS0	26C6	SB_MAIN_PWRGD_R	27B4
MD_DM2	13C4 20C4 21C5	MEM_RST	4B1 14D8 15D8 16C8	PEX_RBIAS1	26C6	SB_RST_N	27A1 27D8
MD_DM3	13D4 20C4 21C5	17C8 18D8 19C8 20D8 21D8		PEX_RCAL	4C6	SB_SPDIF_OUT	29B1 23C8
MD_DQ0	13B4 20B4 21B5	MEM_SCAN_BOT_EN	4A1 15B8 17B8 19B8	PEX_SB_GPU_L0_DN	26C1 4C8	SB_TCLK	60B8 26A6
MD_DQ1	13B4 20B4 21B5	21B8		PEX_SB_GPU_L0_DN_C	26C3	SB_TDI	60B8 26A6
MD_DQ2	13B4 20B4 21B5	MEM_SCAN_BOT_EN_N	4A4	PEX_SB_GPU_L0_DP	26D1 4C8	SB_TDO	26A6 60B8
MD_DQ3	13B4 20B4 21B5	MEM_SCAN_EN	4A1 14B8 15B8 16B8	PEX_SB_GPU_L0_DP_C	26D3	SB_TMS	60B6 26A6
MD_DQ4	13B4 20B4 21B5	17B8 18B8 19B8 20B8 21B8		PEX_SB_GPU_L1_DN	26D1 4C8	SB_TRST	26A6 60B6
MD_DQ5	13B4 20B4 21B5	MEM_SCAN_TOP_EN	4A1 14B8 16B8 18B8	PEX_SB_GPU_L1_DN_C	26D3	SB_USB_RBIAS	28A6
MD_DQ6	13B4 20B4 21C5	20B8		PEX_SB_GPU_L1_DP	26D1 4C8	SCART_RGB	26B2 37B8
MD_DQ7	13B4 20B4 21C5	MEM_VREFS	57A6 57D4	PEX_SB_GPU_L1_DP_C	26D3	SCART_RGB_OUT	37B6
MD_DQ8	13C4 20B4 21B5	MEM_VREFS_R	57A6	PIX_DATA<14..0>	4C2 23D8	SCART_RGB_OUT_R	37B7
MD_DQ9	13C4 20B4 21B5	MIICOL	32C1 29C7	PMBUS_CLK	55D6 35C8 44C8 55A2	SCART_RGB_R	37B7
MD_DQ10	13C4 20B4 21B5	MIICRS	32C1 29C7	55D1 56B1 56D4 57B2 57C2 57D1 58A5 58B4		SMB_CLK	27B8 59C5 22B8 41B3
MD_DQ11	13C4 20B4 21B5	MIIMDC_CLK_OUT	29D1 32B8	58C8 58D1 61B2		55D8	
MD_DQ12	13B2 13C4 20C4 21B5	MIIMDC_CLK_OUT_R	29D4	PMBUS_CLK_FET	35C6	SMB_CLK_MU_R	41B2
MD_DQ13	13C4 20C4 21B5	MIIMDIO	29C8 32B8	PMBUS_DATA	35C8 44C8 55A2 55D1	SMB_CLK_R	59C4
MD_DQ14	13C4 20C4 21B5	MII_RXD0	32A1 29C7	55D6 56B1 56D3 57A2 57C2 57D1 58A5 58B4		SMB_DATA	22B8 27B8 41B3 55C8
MD_DQ15	13C4 20C4 21B5	MII_RXD1	32A1 29C7	58C8 58D1 61B2		59C1	
MD_DQ16	13C4 20C4 21C5	MII_RXD2	32A1 29C7	PMBUS_DATA_FET	35C6	SMB_DATA_MU_R	41B2
MD_DQ17	13C4 20C4 21C5	MII_RXD3	32B1 29C7	POST_IN<0..4>	3C4	SMB_DATA_R	59C3
MD_DQ18	13C4 20C4 21C5	MII_RXDV	32C1 29C7	PSU_V12P0_EN	27D1 38A4 42B8	SMC_CPU_CHKSTOP_DETECT	27C8 60A2
MD_DQ19	13C4 20C4 21C5	MII_RXER	32B1 29C7	PSU_V12P0_EN_R	38A2	SMC_CPU_CHKSTOP_DETECT_B	60A4
MD_DQ20	13C4 20C4 21C5	MII_RX_CLK	32B1 29D7	PWRSW_N	38A8 27D1 35A3	SMC_DBG_EN	59C5 27C8
MD_DQ21	13C4 20C4 21D5	MII_RX_CLK_R	29D6	PWRSW_N_R	38A8 35B3	SMC_DBG_TXD	27D1 59C5
MD_DQ22	13C4 20C4 21D5	MII_TXD0	29C1 32A8	RESISTOR0_DN	2B7	SMC_DBG_TXD_R	27D4
MD_DQ23	13D4 20C4 21D5	MII_TXD1	29C1 32A8	RESISTOR0_DP	2B7	SMC_HDMI_HPD	22D3 27B8

<p>SMC_PWM0 27A1 23A8 SMC_PWM1 27A1 36A6 SMC_PWM1_R 36A3 SMC_RST_N 22D3 27D8 42B3 59C1 SMC_RST_N_R 22D4 SMC_RST_XDK_N 59C3 SPDIF_R 29B4 SPI_CLK 59C6 28D7 SPI_MISO 28D2 59C8 SPI_MISO_R 28D4 SPI_MOSI 59D6 28D7 SPI_SS_N 59D8 28D7 SPKR_DRIVE_N 35A3 SPKR_DRIVE_P 35A3 STBY_CLK 22A1 27D8 STBY_CLK_R 22C4 TEMP_RSET 23A5 TEMP_RT_A0 58B2 TEMP_RT_D1_P 58B2 TEMP_RT_D2_P 58B2 TEMP_RT_D3_P 58B2 TEMP_RT_D4_P 58B2 TEMP_RT_D_N 58B2 TILTSW_N 35D1 27C1 TILTSW_N_R 35D2 TILTSW_N_R2 35C4 TRAY_OPEN 27C8 41A1 TRAY_OPEN_R 27C6 TRAY_STATUS 41A4 27C8 TRAY_STATUS_R 41A3 V5P0_EXPPORT_RJ45 38D5 V12P0_EXPPORT_RJ45 38D5 VDDA_V3P3_V2P5OP 32C5 VDD_V3P3_V2P5IP 32C5 VID_DAC_ADN 23D4 VID_DAC_ADP 23D1 37A8 VID_DAC_AOUT 37A6 37D7 VID_DAC_BDN 23D4 VID_DAC_BDP 23D1 37A8 VID_DAC_BOUT 37A6 37D7 VID_DACC_DN 23D4 VID_DACC_DP 23D1 37A6 VID_DACC_OUT 37A3 37D7 VID_DACD_DN 23D4 VID_DACD_DP 23D1 37A6 VID_DACD_OUT 37A3 37C7 VID_HSYNC_OUT 37A1 37C7 VID_HSYNC_OUT_R 23C1 37A3 VID_VSYNC_OUT 37A1 37C7 VID_VSYNC_OUT_R 23C1 37A3 VREG_1P8STBY_EN 53C6 VREG_1P8STBY_FB 53C4 VREG_1P8STBY_SW 53C4 VREG_3P3STBY_EN 53B6 VREG_3P3STBY_FB 53B4 VREG_3P3STBY_SW 53B4 VREG_CPU1_VCC 45B7</p> <p>VREG_CPU2_VCC 45D7 VREG_CPUCORE_VCS_PWRGD 44D1 51C8 27C1 VREG_CPUTPLL_Adjust 52B8 VREG_CPUTPLL_B3 58C2 VREG_CPUTPLL_PCIE_AS 58A7 VREG_CPUTPLL_PCIE_CONVST_N 58A7 VREG_CPUTPLL_R 52A6 VREG_CPUTPLL_SBPcie_Fb 52B5 58A8 58D1 VREG_CPUTPLL_SBPcie_Fb_Mid 58D1 52B5 VREG_CPU_Alert_N 44C2 VREG_CPU_BST1 45B5 VREG_CPU_BST1_R 45A5 VREG_CPU_BST2 45D5 VREG_CPU_BST2_R 45D5 VREG_CPU_Comp 44C4 VREG_CPU_Comp_R 44A6 VREG_CPU_CSComp 44C8 61B2 VREG_CPU_CSComp_R 44B6 VREG_CPU_CSRef 44C8 61B2 VREG_CPU_Cssum 44C8 61B2 VREG_CPU_DrvH1 45A5 VREG_CPU_DrvH2 45C5 VREG_CPU_DrvL1 45A5 VREG_CPU_DrvL2 45C5 VREG_CPU_Drv_en 44C1 45C8 VREG_CPU_En 27C1 44D8 VREG_CPU_Fault_N 44C2 VREG_CPU_Fb 44A6 44C4 VREG_CPU_FbRtn 44B3 44C4 VREG_CPU_Ilimitfs 44B4 VREG_CPU_Imon 44C2 VREG_CPU_Iref 44C4 VREG_CPU_Od1_N 44C2 VREG_CPU_Phase1 45A1 44C8 VREG_CPU_Phase1_R 44C4 VREG_CPU_Phase2 45C1 44C8 VREG_CPU_Phase2_R 44C4 VREG_CPU_PWM1 44C1 45A8 VREG_CPU_PWM2 44C1 45C8 VREG_CPU_RampAdj 44D4 VREG_CPU_RampAdj_R 44D5 VREG_CPU_Rt 44C2 VREG_CPU_Sw1_R 45A2 VREG_CPU_Sw2_R 45C3 VREG_CPU_Sw3 44C4 VREG_CPU_Sw4 44C4 VREG_CPU_Trdet 44C4 VREG_CPU_Trdet_R 44A6 VREG_CPU_Vcc 44C1 44D1 VREG_CPU_Vcc3_3P3 44D3 VREG_CPU_Vid<6..1> 43C2 44D1 61C2 VREG_Efuse_En 2B1 52A4 VREG_Efuse_Vout 52A2 VREG_Gpupcie_B1 58C4 VREG_Gpupcie_Fb 52C1 58A8 58D5 VREG_Gpupcie_Fb_Mid 58D5 52C1 VREG_Pciex_Adjust 52C3</p> <p>VREG_Pciex_R 52C2 VREG_V3P3_Bst 48C5 VREG_V3P3_Cf1 56A6 VREG_V3P3_Comp 48A8 VREG_V3P3_Comp_C 48A7 VREG_V3P3_Dh 48C5 VREG_V3P3_Dl 48B5 VREG_V3P3_En 27D1 48C8 VREG_V3P3_Fb 48B1 56D1 VREG_V3P3_Fb_A3 56D4 VREG_V3P3_Fb_Mid 48A1 56C1 VREG_V3P3_Fb_Mid_R 56C4 VREG_V3P3_Fb_R 56A4 VREG_V3P3_Ilim 48B5 VREG_V3P3_Iout 56A5 VREG_V3P3_Isense_N 48C1 56A7 VREG_V3P3_Isense_P 48C1 56A7 VREG_V3P3_Pgnd 48B5 VREG_V3P3_PwrGD 48D1 27A8 VREG_V3P3_Ramp 48D5 VREG_V3P3_Rsense 48C3 VREG_V3P3_Ss 48A7 VREG_V3P3_Sw 48C5 VREG_V3P3_Sw_S 48C3 VREG_V3P3_Trk 48C7 VREG_V3P3_V5P0_Freq 47B7 VREG_V3P3_V5P0_Sync 47C7 VREG_V3P3_V5P0_Vcco 47D1 48D8 VREG_V3P3_V5P0_Vdl 47D7 VREG_V5P0_Bst 47C5 VREG_V5P0_Cf2 56A6 VREG_V5P0_Comp 47A8 VREG_V5P0_Comp_C 47A8 VREG_V5P0_Dh 47C5 VREG_V5P0_Dl 47B5 VREG_V5P0_En 27C1 47B8 VREG_V5P0_En_R 47B7 VREG_V5P0_Fb 47A1 56D8 VREG_V5P0_Fb_A1 56D6 VREG_V5P0_Fb_Mid 47A1 56C8 VREG_V5P0_Fb_Mid_R 56C6 VREG_V5P0_Fb_R 56A4 VREG_V5P0_Ilim 47B5 VREG_V5P0_Iout 56B5 VREG_V5P0_Isense_N 47C1 56B7 VREG_V5P0_Isense_P 47C1 56B7 VREG_V5P0_Pgnd 47B5 VREG_V5P0_PwrGD 47D1 27B8 VREG_V5P0_Ramp 47C5 VREG_V5P0_Rsense 47C3 VREG_V5P0_Sel 27C1 46C7 VREG_V5P0_Sel_B1 46C6 VREG_V5P0_Sel_B2 46C5 VREG_V5P0_Sel_C 46C6 VREG_V5P0_Sel_Ngate 46C5 VREG_V5P0_Sel_Pgate 46C5 VREG_V5P0_Ss 47A7</p> <p>VREG_V5P0_SW 47B5 VREG_V5P0_SW_S 47C4 VREG_V5P0_Trk 47C7 VREG_V12P0_A0 58C6 VREG_V12P0_A1 58C6 VREG_V12P0_Isense_N 38B1 58C8 VREG_V12P0_Isense_N_R 58C6 VREG_V12P0_Isense_P 38B1 58D8 VREG_V12P0_Isense_P_R 58D6 VREG_Vcs_Cf1 57C7 VREG_Vcs_Cf2 57C7 VREG_Vcs_Comp 51B6 VREG_Vcs_Comp_R 51A6 VREG_Vcs_Fb 51A1 57A2 57C8 VREG_Vcs_Fb_Mid 51A1 57A2 VREG_Vcs_Fb_Mid_R 57A4 VREG_Vcs_Hdrv 51C5 VREG_Vcs_Hdrv_R 51C4 VREG_Vcs_In 57B7 VREG_Vcs_Iout 57C6 VREG_Vcs_Iout2 57C6 VREG_Vcs_Isense_N 51C1 57C8 VREG_Vcs_Isense_P 51C1 57C8 VREG_Vcs_Ldrv 51B5 VREG_Vcs_Ldrv_R 51B4 VREG_Vcs_Nc 51C6 VREG_Vcs_Nc1 51C6 VREG_Vcs_Ocp 51C6 VREG_Vcs_Rc 51A5 VREG_Vcs_Rt_PwrGD 51C6 VREG_Vcs_Ss_Sd_N 51B6 VREG_Vcs_Vout 51B3 VREG_Vcs_Vout_L 51B3 VREG_Vcs_Vp 51C6 VREG_Vedram_Bst 49C5 VREG_Vedram_Cf1 55A6 VREG_Vedram_Comp 49A7 VREG_Vedram_Comp_C 49A7 VREG_Vedram_Dh 49C5 VREG_Vedram_Dl 49B5 VREG_Vedram_En 27D1 49B8 VREG_Vedram_Fb 49B1 55A7 55D1 VREG_Vedram_Fb_Mid 49A1 55C1 VREG_Vedram_Fb_Mid_R 55C3 VREG_Vedram_Freq 49B7 VREG_Vedram_Ilim 49B5 VREG_Vedram_Iout 55A5 VREG_Vedram_Isense_N 49C1 55A7 VREG_Vedram_Isense_P 49C1 55A7 VREG_Vedram_Pgnd 49B5 VREG_Vedram_PwrGD 49D1 27D1 VREG_Vedram_Ramp 49C5 VREG_Vedram_Rsense 49C3 VREG_Vedram_Ss 49A7 VREG_Vedram_Sw 49B5 VREG_Vedram_Sw_S 49C4 VREG_Vedram_Trk 49C7</p>	<p>MICROSOFT CONFIDENTIAL</p> <p>PROJECT NAME TRINITY_XDK</p> <p>PAGE REV 71/81 1.01</p>					

VREG_VMEM_BST	50C5
VREG_VMEM_CF2	55A6
VREG_VMEM_COMP	50A8
VREG_VMEM_COMP_C	50A7
VREG_VMEM_DH	50C5
VREG_VMEM_DL	50B5
VREG_VMEM_EN	27C1 50C8
VREG_VMEM_FB	50A1 55A7 55D6
VREG_VMEM_FB_MID	50A1 55C6
VREG_VMEM_FB_MID_R	55C4
VREG_VMEM_ILIM	50B5
VREG_VMEM_IOUT	55A5
VREG_VMEM_ISENSE_N	50C1 55A7
VREG_VMEM_ISENSE_P	50C1 55A7
VREG_VMEM_PGND	50B5
VREG_VMEM_PWRGD_CPU_TRST_N_R	27C8 50D1
VREG_VMEM_PWRGD_R	50D5
VREG_VMEM_RAMP	50C5
VREG_VMEM_RSENSE	50C3
VREG_VMEM_SS	50A7
VREG_VMEM_SW	50B5
VREG_VMEM_SW_S	50C4
VREG_VMEM_TRK	50C7
VREG_VMEM_VEDRAM_SYNC	49C7
VREG_VMEM_VEDRAM_VCCO	49D1 50D8
VREG_VMEM_VEDRAM_VDL	49D7
VREG_V_CPUCORE_S	44A8
V_1P8STBY_R	53C3
V_3P3STBY_R	53B3
V_3P3_VREF_CPUTLL_PCIE	58B7
V_3P3_VREF_V5P0_V3P3	56B3
V_3P3_VREF_VCS	57D5
V_3P3_VREF_VMEM_VEDRAM	55B3
V_12P0_IN	38A2
V_AUD	33D4
V_AUD_BIAS	33C4
V_AUD_FILT_N	33A4
V_AUD_FILT_P	33C4
V_AUD_FLYN_N	33B4
V_AUD_FLYN_P	33B4
V_AUD_FLYP_N	33C4
V_AUD_FLYP_P	33C4
V_AVDD0_SATA	31B6
V_AVDD1_SATA	31C6
V_AVDD_PEX	31D6
V_AVDD_USB	30D6
V_AVIP	37D3 39A8 40A8
V_AVSS0_SATA	31B6
V_AVSS1_SATA	31C6
V_AVSS_PEX	31D6
V_AVSS_USB	30D6
V_BMA	35D6
V_CMPAVDD18_USB	30C6
V_CMPAVDD33_USB	30A6
V_CMPAVDD_SATA	31B6
V_CMPAVSS18_USB	30C6
V_CMPAVSS33_USB	30A6

V_CMPAVSS_SATA	31B6
V_CPU_CORE_HF_GNDA_PLL	6A4
V_CPU_CORE_HF_VDDA_PLL	6B4
V_CPU_GNDA RNG	6B4
V_CPU_PVDDA_ED	6B4
V_CPU_PVDDA_HS	6C4
V_CPU_PVDDA_MEM	6D4
V_CPU_PVDDA_PEX	6C4
V_CPU_PVSSA_ED	6B4
V_CPU_PVSSA_HS	6C4
V_CPU_PVSSA_MEM	6C4
V_CPU_PVSSA_PEX	6C4
V_CPU_VDDA RNG	6B4
V_CPU_VDD_VTTA	6A4
V_ENET	32D5
V_ENET_CT	38C4
V_EXPPORT_DUAL1	39D2
V_EXPPORT_DUAL2	39C2
V_EXPPORT_DUAL3	39B2
V_FAN1	36C5
V_GAMEPORT1	39D6
V_GAMEPORT2	39C6
V_GPU_GNDA_PLL	6A4
V_GPU_VDDA_PLL	6A4
V_HANA_VAA_DAC33M	24C5
V_HANA_VAA RTS33S	24C5
V_HANA_VAA_XTAL_33S	24B5
V_HANA_VDD18S	25D3
V_HANA_VDDIO_33S_AVCC	25C6
V_HANA_VDDIO_33S_PVCC0	25B6
V_HDD	41D2
V_IR	35C6
V_MUPORT	41B2
V_VDD18_USB	30C6
V_VDD33_USB	30A6
V_VDD_PEX_FB	31D6
V_VDD_SATA	31B6
V_VREG_1P8	52C6
V_VREG_1P8PLL	52B7
V_VREG_1P8_IN	52C8
V_VREG_CPU	43B2 44D8 45D8
V_VREG_GPUPCIE	52D3
V_VREG_STBY_VIN	53C6
V_VREG_V3P3_V5P0	47D1 48D8
V_VREG_VCS	51C5
V_VREG_VMEM_VEDRAM	49D1 50D8
WAVEPORT_DN	28B2 39B8
WAVEPORT_DP	28B2 39B8
WSS_CNTL0	26B2 37C8
WSS_CNTL1	26B2 37C8
WSS_CNTL_B	37C7
WSS_CNTL_E	37C7
WSS_CNTL_OUT	37C6
WSS_CNTL_OUT_R	37C7
XUSB_CLK_BYP	26D6
XUSB_CLK_SEL	26D6

Title:	Cref Part Report							
Design:	trinity							
Date:	Feb 10 16:21:00 2010							
C1A1	CAPN_805	[39B6]	C1U1	CAPN_1206	[48C3]	C2N4	CAPN_402	[35D5]
C1A2	CAPN_805	[39B2]	C1U2	CAPN_402	[56B6]	C2N5	CAPN_402	[35D6]
C1A3	CAP_P_RDL	[39B3]	C1U3	CAPN_402	[54D3]	C2P1	CAPN_402	[54B4]
C1A6	CAPN_402	[39B2]	C2A1	CAPN_402	[40A7]	C2P2	CAPN_805	[32C5]
C1A7	CAPN_402	[39B6]	C2A2	CAPN_402	[37D6]	C2P3	CAPN_805	[32C6]
C1A8	CAPN_402	[39D2]	C2A3	CAPN_402	[37D8]	C2P4	CAPN_402	[32C7]
C1A9	CAPN_402	[39C2]	C2A5	CAPN_805	[38D5]	C2P5	CAPN_402	[32C7]
C1A10	CAPN_402	[54D2]	C2A6	CAPN_402	[38C6]	C2R3	CAPN_603	[32A6]
C1B1	CAPN_402	[41A7]	C2A7	CAPN_402	[38C6]	C2R5	CAPN_402	[32B5]
C1B2	CAPN_402	[41A7]	C2A8	CAPN_805	[37D6]	C2R6	CAPN_805	[32C6]
C1B3	CAPN_402	[41A7]	C2A9	CAP_P_RDL	[39C3]	C2R7	CAPN_805	[31A2]
C1B4	CAPN_402	[41B7]	C2A10	CAP_P_RDL	[38D6]	C2R8	CAPN_402	[23D6]
C1B7	CAPN_402	[41C7]	C2A11	CAPN_402	[38D6]	C2R9	CAPN_402	[31B2]
C1B8	CAPN_402	[41C7]	C2A12	CAPN_805	[38D5]	C2R10	CAPN_805	[31B8]
C1B9	CAP_P_RDL	[39D3]	C2A13	CAP_P_RDL	[38D6]	C2R11	CAPN_402	[31B3]
C1B10	CAPN_402	[41D7]	C2A14	CAPN_402	[38D6]	C2R12	CAPN_402	[31B3]
C1B11	CAPN_402	[41D7]	C2A15	CAPN_402	[54D1]	C2R13	CAPN_402	[31B2]
C1B12	CAPN_1206	[46C4]	C2B2	CAP_P_RDL	[46C4]	C2R14	CAPN_402	[31D1]
C1C1	CAP_P_RDL	[52C6]	C2B3	CAPN_402	[26B1]	C2R15	CAPN_603	[31B7]
C1C2	CAPN_603	[52C6]	C2C2	CAPN_402	[37B1]	C2R16	CAPN_402	[31B7]
C1C3	CAPN_603	[52C7]	C2C3	CAPN_402	[59C7]	C2R17	CAPN_603	[31C2]
C1D1	CAPN_805	[41C3]	C2C4	CAPN_402	[59D3]	C2R18	CAPN_402	[31B7]
C1D2	CAPN_402	[41C2]	C2C5	CAPN_402	[59D2]	C2R19	CAPN_603	[31B7]
C1E1	CAPN_603	[47C8]	C2C6	CAPN_603	[59D2]	C2R20	CAPN_402	[31D2]
C1E2	CAPN_603	[47C8]	C2C7	CAPN_402	[26B1]	C2R21	CAPN_402	[54B4]
C1E3	CAPN_402	[48A7]	C2C8	CAPN_805	[32C8]	C2R22	CAPN_402	[54B7]
C1E4	CAPN_402	[48A8]	C2C9	CAPN_805	[32C8]	C2T1	CAPN_805	[31A7]
C1E5	CAPN_402	[48A7]	C2C10	CAPN_805	[32C6]	C2T2	CAPN_402	[31A6]
C1F1	CAPN_603	[48C5]	C2D1	CAPN_603	[32C5]	C2T3	CAPN_402	[31A6]
C1F2	CAPN_402	[56A6]	C2D2	CAPN_402	[32C5]	C2T4	CAPN_402	[31D1]
C1F3	CAPN_805	[48C1]	C2D3	CAPN_402	[32C8]	C2T5	CAPN_402	[31A7]
C1F6	CAPN_805	[48C2]	C2D4	CAPN_603	[32A5]	C2T6	CAPN_402	[30C2]
C1F9	CAPN_805	[48C2]	C2D5	CAPN_603	[32C6]	C2T7	CAPN_805	[31B8]
C1F10	CAPN_402	[56B4]	C2E1	CAPN_402	[29A6]	C2T8	CAPN_603	[31A7]
C1F11	CAPN_402	[56B2]	C2E2	CAPN_603	[47C8]	C2T9	CAPN_603	[31C2]
C1G2	CAPN_805	[48C1]	C2E3	CAPN_402	[47A8]	C2T10	CAPN_402	[30C6]
C1G7	CAPN_402	[58B3]	C2E4	CAPN_402	[47A8]	C2T11	CAPN_402	[30C6]
C1G8	CAPN_402	[58A3]	C2E5	CAPN_402	[47A7]	C2T12	CAPN_805	[31C2]
C1G9	CAPN_402	[58A3]	C2E6	CAPN_402	[47B7]	C2T13	CAPN_402	[28A6]
C1G10	CAPN_402	[58A3]	C2E7	CAPN_402	[47B7]	C2T14	CAPN_402	[30C7]
C1G11	CAPN_402	[58B3]	C2E8	CAP_P_TH	[47D8]	C2T15	CAPN_805	[30C7]
C1G12	CAPN_402	[58B4]	C2F1	CAPN_603	[47C5]	C2T16	CAPN_805	[30C8]
C1G13	CAPN_805	[58B3]	C2F2	CAPN_402	[56B4]	C2T18	CAPN_402	[34C4]
C1N1	CAPN_805	[39C2]	C2F3	CAPN_1206	[47D4]	C2T19	CAPN_402	[54B6]
C1N3	CAPN_402	[46C5]	C2F4	CAPN_402	[56D6]	C2U1	CAPN_402	[54B7]
C1N4	CAPN_402	[46C4]	C2F6	CAPN_402	[56A6]	C2V1	CAPN_805	[47B2]
C1N5	CAPN_805	[39D2]	C2F10	CAPN_1206	[47D3]	C2V2	CAPN_402	[54C6]
C1P1	CAPN_402	[54D2]	C2G1	CAPN_805	[47B2]	C2V4	CAPN_805	[47B2]
C1R1	CAPN_402	[54B5]	C2G2	CAPN_805	[47B2]	C2V5	CAPN_805	[47B3]
C1T2	CAPN_805	[34C5]	C2G5	CAP_P_TH	[47B1]	C3A1	CAPN_402	[37B6]
C1T3	CAPN_402	[34C5]	C2M1	CAPN_402	[37B2]	C3A2	CAPN_402	[37B2]
C1T4	CAPN_402	[54D2]	C2M2	CAPN_402	[37B2]	C3A3	CAPN_402	[33B3]
			C2M3	CAPN_402	[38B4]	C3A4	CAPN_402	[33B3]
			C2M4	CAPN_402	[38B3]	C3A5	CAPN_402	[33D3]
			C2M5	CAPN_805	[38B4]	C3A6	CAPN_603	[33D3]
			C2M6	CAPN_805	[38B5]	C3A7	CAPN_402	[33D6]
			C2N3	CAPN_402	[54B5]	C3A8	CAPN_402	[33C3]

MICROSOFT	PROJECT NAME	PAGE	REV
CONFIDENTIAL	TRINITY_XDK	73/81	1.01

C3N4	CAPN_805	[25B7]	C3R10	CAPN_402	[31D3]	C4B1	CAPN_402	[57B7]
C3N5	CAPN_805	[24A7]	C3R11	CAPN_402	[31D3]	C4B2	CAPN_402	[22D6]
C3N6	CAPN_402	[25C7]	C3R12	CAPN_402	[30C2]	C4B3	CAPN_402	[23A6]
C3N7	CAPN_402	[25C7]	C3R13	CAPN_402	[30C1]	C4B4	CAPN_805	[51C5]
C3N8	CAPN_402	[25C8]	C3R14	CAPN_402	[26C8]	C4B5	CAPN_603	[51A6]
C3N9	CAPN_402	[25B7]	C3R15	CAPN_402	[31D7]	C4B6	CAPN_402	[51A7]
C3N10	CAPN_402	[25C6]	C3R16	CAPN_603	[31D7]	C4B7	CAPN_402	[51B6]
C3N11	CAPN_402	[25C6]	C3R17	CAPN_402	[31D1]	C4B10	CAPN_805	[41D2]
C3N12	CAPN_402	[25C8]	C3R18	CAPN_402	[31D2]	C4B11	CAPN_805	[51C5]
C3N13	CAPN_805	[24C7]	C3R19	CAPN_402	[54B1]	C4B12	CAPN_805	[51C4]
C3N14	CAPN_402	[24A4]	C3R20	CAPN_402	[54B4]	C4B13	CAPN_402	[51A4]
C3N15	CAPN_402	[24A6]	C3R21	CAPN_402	[54C2]	C4B14	CAPN_1206	[51C5]
C3N16	CAPN_402	[24A6]	C3T1	CAPN_402	[31C6]	C4C1	CAPN_402	[23A2]
C3N17	CAPN_402	[24B6]	C3T2	CAPN_805	[31D8]	C4C2	CAPN_402	[4B6]
C3N18	CAPN_402	[25C1]	C3T3	CAPN_402	[31C7]	C4C3	CAPN_402	[60A6]
C3N19	CAPN_402	[25C2]	C3T4	CAPN_603	[30A7]	C4C4	CAPN_402	[60A5]
C3N20	CAPN_402	[24C6]	C3T5	CAPN_805	[31C7]	C4C5	CAPN_402	[51B6]
C3N21	CAPN_402	[24A5]	C3T6	CAPN_402	[30C2]	C4C6	CAPN_402	[4B6]
C3N22	CAPN_805	[24A8]	C3T7	CAPN_402	[30A7]	C4C7	CAPN_402	[4B6]
C3N23	CAPN_805	[24C6]	C3T8	CAPN_402	[23D7]	C4C8	CAPN_402	[5B7]
C3N24	CAPN_402	[24A5]	C3T9	CAPN_402	[30A6]	C4E1	CAPN_402	[4D6]
C3N25	CAPN_402	[24A3]	C3T10	CAPN_402	[30C7]	C4E2	CAPN_402	[4D6]
C3N26	CAPN_402	[24A5]	C3T11	CAPN_402	[30D6]	C4E3	CAP_P_RDL	[49C2]
C3N27	CAPN_402	[24C5]	C3T12	CAPN_402	[30A7]	C4E6	CAP_P_RDL	[49C2]
C3N28	CAPN_402	[24A3]	C3T13	CAPN_603	[30C7]	C4E9	CAPN_805	[52A6]
C3N29	CAPN_402	[25C3]	C3T14	CAPN_603	[30D7]	C4E10	CAPN_603	[52B8]
C3N30	CAPN_402	[25C3]	C3T15	CAPN_603	[30A7]	C4E11	CAPN_603	[52C4]
C3N31	CAPN_402	[25C2]	C3T16	CAPN_402	[23D8]	C4E12	CAPN_805	[52C2]
C3N32	CAPN_402	[24A4]	C3T17	CAPN_805	[30D8]	C4E13	CAPN_402	[52C3]
C3N33	CAPN_402	[25C3]	C3T18	CAPN_402	[23D8]	C4F7	CAP_P_RDL	[49C1]
C3N34	CAPN_805	[24A6]	C3T19	CAPN_805	[30A8]	C4F8	CAPN_402	[52A7]
C3N35	CAPN_402	[24A1]	C3T20	CAPN_402	[54B6]	C4G1	CAPN_402	[54B2]
C3N36	CAPN_805	[24C6]	C3T21	CAPN_402	[54B6]	C4M1	CAPN_402	[54B7]
C3N37	CAPN_805	[24C7]	C3T23	CAPN_402	[54C6]	C4N1	CAPN_402	[57B5]
C3N38	CAPN_402	[24C6]	C3T24	CAPN_402	[54C3]	C4N2	CAPN_402	[54B2]
C3N39	CAPN_402	[25C2]	C3U1	CAPN_402	[54B7]	C4N3	CAPN_402	[54B5]
C3N40	CAPN_402	[54D7]	C3U2	CAPN_402	[58B6]	C4N4	CAPN_402	[57D4]
C3N41	CAPN_603	[33C3]	C3U3	CAPN_402	[58B7]	C4N5	CAPN_402	[54B5]
C3P1	CAPN_402	[25D3]	C3U4	CAPN_402	[54C6]	C4N6	CAPN_402	[54C7]
C3P2	CAPN_402	[24A4]	C3V1	CAPN_603	[49C8]	C4N7	CAPN_603	[51C6]
C3P3	CAPN_805	[25D2]	C3V2	CAPN_402	[55B4]	C4N8	CAPN_402	[54B4]
C3P4	CAPN_805	[25D1]	C3V3	CAPN_402	[54C5]	C4N9	CAPN_603	[51C6]
C3P5	CAPN_402	[24A5]	C3V4	CAPN_402	[35A6]	C4N10	CAPN_805	[51C4]
C3P6	CAPN_402	[24A3]	C3V5	CAPN_402	[35A6]	C4P1	CAPN_402	[36C6]
C3P7	CAPN_402	[24A2]	C3V6	CAPN_402	[35A5]	C4P2	CAPN_402	[23A6]
C3P8	CAPN_402	[24A2]	C4A1	CAPN_402	[39A7]	C4P3	CAPN_402	[54C7]
C3P9	CAPN_402	[24A2]	C4A3	CAPN_402	[37A7]	C4R1	CAPN_603	[52A2]
C3P10	CAPN_402	[54B3]	C4A4	CAPN_402	[37A4]	C4R2	CAPN_603	[52A4]
C3R1	CAPN_402	[30A2]	C4A5	CAPN_402	[37A4]	C4R3	CAPN_402	[52A2]
C3R2	CAPN_603	[27D6]	C4A6	CAPN_402	[37A7]	C4R4	CAPN_402	[5C1]
C3R3	CAPN_603	[31A2]	C4A7	CAPN_402	[37A4]	C4T1	CAPN_603	[2D5]
C3R4	CAPN_402	[30A2]	C4A8	CAPN_402	[37A4]	C4T3	CAPN_805	[9A3]
C3R5	CAPN_805	[30A8]	C4A9	CAPN_402	[37A7]	C4T4	CAPN_805	[9A3]
C3R6	CAPN_402	[31B2]	C4A10	CAPN_402	[37A7]	C4T7	CAPN_1206	[49B1]
C3R7	CAPN_402	[31D3]	C4A11	CAPN_402	[41A2]	C4U4	CAP_P_SM	[50B2]
C3R8	CAPN_402	[31D2]	C4A12	CAPN_402	[59D4]	C4V1	CAPN_402	[54B2]
C3R9	CAPN_402	[26C7]	C4A14	CAPN_805	[41B4]	C5A1	CAPN_402	[53B4]

C5F5	CAPN_402	[20A1]	C5R35	CAPN_402	[9D2]	C5T28	CAPN_402	[11C4]
C5F6	CAPN_402	[20A1]	C5R36	CAPN_402	[10A5]	C5T29	CAPN_402	[11B5]
C5F7	CAPN_402	[20A3]	C5R37	CAPN_402	[10C4]	C5T30	CAPN_402	[11B5]
C5F8	CAPN_402	[20A1]	C5R38	CAPN_402	[10B6]	C5T31	CAPN_402	[9C4]
C5F9	CAPN_402	[20A3]	C5R39	CAPN_402	[10C6]	C5T32	CAPN_402	[9C4]
C5F10	CAPN_805	[18A4]	C5R40	CAPN_402	[10C6]	C5T33	CAPN_805	[9A5]
C5G1	CAP_P_RDL	[38B6]	C5R41	CAPN_402	[11B4]	C5T34	CAPN_805	[9B3]
C5G2	CAPN_402	[38B5]	C5R42	CAPN_805	[6B6]	C5T35	CAPN_805	[9C3]
C5G3	CAPN_402	[38A5]	C5R43	CAPN_402	[9C2]	C5T36	CAPN_402	[4A5]
C5G4	CAPN_402	[38A6]	C5R44	CAPN_402	[11B5]	C5T37	CAPN_402	[13A6]
C5G5	CAPN_402	[38A6]	C5R45	CAPN_402	[10A4]	C5T38	CAPN_402	[13A1]
C5G6	CAPN_805	[35B6]	C5R46	CAPN_402	[10B4]	C5T39	CAPN_402	[13A2]
C5G7	CAPN_402	[35B6]	C5R47	CAPN_402	[11B5]	C5T41	CAPN_402	[13A5]
C5G8	CAPN_402	[54C4]	C5R48	CAPN_402	[11B5]	C5T42	CAPN_402	[13A2]
C5M5	CAPN_603	[53A6]	C5R49	CAPN_402	[10C4]	C5T43	CAPN_805	[9B3]
C5N5	CAPN_805	[45B5]	C5R50	CAPN_402	[9B2]	C5T44	CAPN_402	[13A1]
C5N6	CAPN_603	[45A5]	C5R51	CAPN_402	[10B3]	C5T45	CAPN_402	[13A2]
C5N7	CAPN_402	[57D5]	C5R52	CAPN_402	[11C4]	C5T46	CAPN_402	[13A5]
C5N8	CAPN_402	[57D7]	C5R53	CAPN_402	[11C5]	C5T47	CAPN_402	[13A5]
C5N9	CAPN_603	[53C6]	C5R54	CAPN_805	[6B6]	C5T48	CAPN_402	[13A2]
C5N10	CAPN_805	[51C4]	C5R55	CAPN_402	[10B3]	C5T49	CAPN_402	[13A5]
C5N11	CAPN_805	[51C4]	C5R56	CAPN_402	[11A5]	C5T50	CAPN_402	[13A6]
C5P1	CAPN_805	[51B2]	C5R57	CAPN_402	[10B4]	C5T52	CAPN_1206	[49B2]
C5R1	CAPN_805	[9C1]	C5R58	CAPN_402	[9C2]	C5U1	CAPN_402	[18A5]
C5R2	CAPN_805	[9A6]	C5R59	CAPN_402	[10C3]	C5U2	CAPN_805	[13A6]
C5R3	CAPN_805	[9B6]	C5R60	CAPN_402	[10C5]	C5U3	CAPN_402	[21A2]
C5R4	CAPN_805	[9C1]	C5R61	CAPN_402	[10C5]	C5U4	CAPN_402	[21A3]
C5R5	CAPN_805	[9B7]	C5R62	CAPN_402	[10B3]	C5U5	CAPN_402	[21A3]
C5R6	CAPN_805	[9B7]	C5R63	CAPN_402	[10C3]	C5U6	CAPN_402	[21A2]
C5R7	CAPN_805	[9C6]	C5R64	CAPN_402	[10B4]	C5U7	CAPN_402	[21A2]
C5R8	CAPN_805	[9D6]	C5T1	CAPN_402	[9B2]	C5U8	CAPN_402	[21A3]
C5R9	CAPN_805	[9D5]	C5T2	CAPN_402	[11B3]	C5U9	CAPN_402	[18A7]
C5R10	CAPN_805	[9C8]	C5T3	CAPN_402	[11C3]	C5U10	CAPN_402	[21A1]
C5R11	CAPN_603	[2D5]	C5T4	CAPN_805	[6A5]	C5U11	CAPN_402	[21A1]
C5R12	CAPN_805	[9B8]	C5T5	CAPN_402	[11B3]	C5U12	CAPN_402	[21A6]
C5R13	CAPN_805	[9A7]	C5T6	CAPN_402	[6A4]	C6A1	CAPN_402	[38A3]
C5R14	CAPN_805	[6D5]	C5T7	CAPN_402	[9C2]	C6A2	CAPN_402	[38A2]
C5R15	CAPN_805	[9C8]	C5T8	CAPN_402	[10C4]	C6A3	CAPN_402	[38A2]
C5R16	CAPN_805	[9B7]	C5T9	CAPN_805	[6C5]	C6A4	CAP_P_RDL	[38A3]
C5R17	CAPN_805	[6C5]	C5T10	CAPN_402	[10D4]	C6A5	CAP_P_RDL	[38A3]
C5R18	CAPN_805	[9B5]	C5T11	CAPN_402	[10A5]	C6A6	CAPN_603	[58C6]
C5R19	CAPN_402	[11A6]	C5T12	CAPN_402	[10D6]	C6A7	CAP_P_RDL	[36C3]
C5R20	CAPN_402	[11B6]	C5T13	CAPN_805	[6B5]	C6B1	CAP_P_TH	[43B5]
C5R21	CAPN_402	[11C3]	C5T14	CAPN_402	[11D3]	C6B2	CAPN_1206	[45A3]
C5R22	CAPN_402	[11A6]	C5T15	CAPN_402	[11C4]	C6B3	CAPN_1206	[43B4]
C5R23	CAPN_402	[11A6]	C5T16	CAPN_402	[11C3]	C6B4	CAPN_603	[45D7]
C5R24	CAPN_402	[11B5]	C5T17	CAPN_402	[10D4]	C6B5	CAPN_1206	[43B4]
C5R25	CAPN_402	[11D6]	C5T18	CAPN_402	[11A4]	C6C1	CAP_P_RDL	[43A6]
C5R26	CAPN_402	[10D5]	C5T19	CAPN_402	[11C6]	C6C2	CAP_P_RDL	[43A5]
C5R27	CAPN_402	[10C3]	C5T20	CAPN_402	[9B4]	C6C3	CAP_P_RDL	[43A6]
C5R28	CAPN_402	[10C3]	C5T21	CAPN_402	[9A4]	C6D1	CAPN_805	[9A8]
C5R29	CAPN_402	[11A5]	C5T22	CAPN_402	[9B4]	C6D2	CAPN_805	[9A7]
C5R30	CAPN_402	[11D4]	C5T23	CAPN_402	[9B4]	C6D3	CAPN_805	[9C6]
C5R31	CAPN_805	[6A6]	C5T24	CAPN_402	[9C4]	C6D4	CAPN_805	[9C6]
C5R32	CAPN_402	[10B5]	C5T25	CAPN_402	[9A4]	C6D5	CAPN_805	[9B8]
C5R33	CAPN_402	[10C6]	C5T26	CAPN_402	[9D4]	C6D6	CAPN_805	[9A6]
C5R34	CAPN_402	[11B3]	C5T27	CAPN_402	[9B4]	C6F1	CAPN_402	[18A2]

MICROSOFT CONFIDENTIAL	PROJECT NAME TRINITY_XDK	PAGE 75 / 81	REV 1.01
---------------------------	-----------------------------	-----------------	-------------

C6R40	CAPN_402	[11A3]	C7B7	CAPN_402	[44A6]	C7T3	CAPN_402	[15A1]
C6R41	CAPN_402	[11A3]	C7B8	CAP_P_TH	[49D8]	C7T4	CAPN_402	[15A2]
C6R42	CAPN_402	[10C4]	C7C1	CAPN_402	[44B5]	C7T5	CAPN_402	[15A3]
C6R43	CAPN_402	[10A6]	C7C2	CAPN_402	[44A7]	C7T6	CAPN_402	[15A1]
C6R44	CAPN_402	[10A4]	C7C3	CAPN_402	[44B5]	C7T7	CAPN_402	[14A7]
C6R45	CAPN_402	[10C4]	C7C4	CAPN_402	[44A5]	C7T8	CAPN_402	[15A2]
C6R46	CAPN_402	[12A1]	C7C5	CAPN_402	[44A7]	C7T9	CAPN_402	[15A3]
C6T2	CAPN_402	[11B4]	C7C6	CAPN_402	[44A2]	C7T10	CAPN_402	[21A5]
C6T3	CAPN_402	[11C5]	C7C7	CAPN_402	[44B2]	C7T11	CAPN_402	[15A2]
C6T4	CAPN_402	[11A5]	C7C8	CAPN_805	[45C3]	C7T12	CAPN_402	[15A3]
C6T5	CAPN_402	[11D3]	C7C9	CAPN_402	[44D3]	C7U1	CAPN_1206	[50D3]
C6T6	CAPN_402	[10B5]	C7C10	CAPN_1206	[44D5]	C7V1	CAPN_805	[39C7]
C6T7	CAPN_402	[10C6]	C7C11	CAPN_603	[44D4]	D4A1	DIODE_SOT23	[36C5]
C6T8	CAPN_402	[10B4]	C7C12	CAP_P_RDL	[43A4]	D4D1	LED_SM	[60B5]
C6T9	CAPN_402	[11C3]	C7C13	CAP_P_RDL	[43A4]	D5B1	DIODE_SOT23	[45B6]
C6T10	CAPN_402	[12A6]	C7D7	CAPN_402	[16A1]	D6B1	DIODE_SOT23	[45D6]
C6T11	CAPN_402	[10C4]	C7D8	CAPN_402	[16A1]	DB1E1	DBPAD_TP	[42C1]
C6T12	CAPN_402	[10B6]	C7D9	CAPN_402	[16A3]	DB1F1	DBPAD_TP	[58A2]
C6T13	CAPN_402	[11A3]	C7D10	CAPN_402	[16A2]	DB1F2	DBPAD_TP	[48B1]
C6T14	CAPN_402	[10A4]	C7D11	CAPN_805	[16A4]	DB1V1	DBPAD_TP	[58B1]
C6T15	CAPN_402	[11C6]	C7D12	CAPN_402	[17A7]	DB1V2	DBPAD_TP	[58B1]
C6T16	CAPN_402	[11A4]	C7D13	CAPN_402	[16A3]	DB1V3	DBPAD_TP	[58B1]
C6T17	CAPN_402	[11A3]	C7D14	CAPN_402	[16A2]	DB2E1	DBPAD_TP	[52C5]
C6T18	CAPN_402	[11C6]	C7D15	CAPN_402	[21A4]	DB2G1	DBPAD_TP	[48C1]
C6T19	CAPN_402	[11C3]	C7E1	CAPN_402	[21A4]	DB2G2	DBPAD_TP	[47C1]
C6T20	CAPN_402	[10C5]	C7E2	CAPN_402	[16A2]	DB2G3	DBPAD_TP	[27A8]
C6T22	CAPN_805	[9A5]	C7E3	CAPN_402	[16A3]	DB2G4	DBPAD_TP	[47B1]
C6T23	CAPN_805	[9A5]	C7E4	CAPN_402	[14A1]	DB2N1	DBPAD_TP	[35C4]
C6T24	CAPN_402	[11A3]	C7E5	CAPN_402	[14A2]	DB2N2	DBPAD_TP	[35C4]
C6T25	CAPN_402	[11B3]	C7E6	CAPN_402	[14A3]	DB2N3	DBPAD_TP	[35C4]
C6T26	CAPN_402	[13A2]	C7E7	CAPN_402	[14A1]	DB2R1	DBPAD_TP	[32B5]
C6T27	CAPN_402	[12A6]	C7E8	CAPN_805	[14A4]	DB2R2	DBPAD_TP	[26B3]
C6T28	CAPN_402	[13A5]	C7E9	CAPN_402	[15A7]	DB2R3	DBPAD_TP	[26B3]
C6T29	CAPN_402	[12A5]	C7E10	CAPN_402	[14A2]	DB2R4	DBPAD_TP	[26B3]
C6T30	CAPN_805	[12A2]	C7E11	CAPN_402	[14A3]	DB2R5	DBPAD_TP	[26B3]
C6T31	CAPN_402	[13A1]	C7E12	CAPN_402	[21A5]	DB2R6	DBPAD_TP	[26B3]
C6T32	CAPN_402	[12A5]	C7E13	CAPN_402	[14A2]	DB2R7	DBPAD_TP	[26B3]
C6T33	CAPN_402	[13A5]	C7E14	CAPN_402	[14A3]	DB2R8	DBPAD_TP	[26D6]
C6U1	CAPN_402	[19A2]	C7F1	CAPN_805	[50C2]	DB2R9	DBPAD_TP	[26B3]
C6U2	CAPN_402	[19A2]	C7F2	CAP_P_RDL	[50C2]	DB2R10	DBPAD_TP	[26B3]
C6U3	CAPN_402	[19A3]	C7F3	CAPN_1206	[50D3]	DB2R11	DBPAD_TP	[26C3]
C6U4	CAPN_402	[19A2]	C7G1	CAP_P_RDL	[39C7]	DB2R12	DBPAD_TP	[26C3]
C6U5	CAPN_402	[19A1]	C7G2	CAPN_402	[39C7]	DB2R13	DBPAD_TP	[26C3]
C6U6	CAPN_402	[19A3]	C7N1	CAPN_1206	[45D3]	DB2R14	DBPAD_TP	[26C3]
C6U7	CAPN_402	[20A7]	C7P1	CAPN_402	[44A5]	DB2R15	DBPAD_TP	[26A3]
C6U8	CAPN_402	[19A1]	C7P2	CAPN_603	[44D6]	DB2R16	DBPAD_TP	[26A3]
C6U9	CAPN_402	[19A3]	C7R1	CAP_P_SM	[50B2]	DB3E1	DBPAD_TP	[52B5]
C6U10	CAPN_402	[21A6]	C7R2	CAPN_402	[17A1]	DB3M1	DBPAD_TP	[40B3]
C7A1	CAPN_603	[38A3]	C7R3	CAPN_402	[17A1]	DB3P1	DBPAD_TP	[23A6]
C7A2	CAPN_603	[38A3]	C7R4	CAPN_402	[17A3]	DB3R1	DBPAD_TP	[26B3]
C7A3	CAPN_603	[38A3]	C7R5	CAPN_402	[17A2]	DB3R2	DBPAD_TP	[26D6]
C7A4	CAPN_603	[38A2]	C7R6	CAPN_402	[16A7]	DB3R3	DBPAD_TP	[26C3]
C7B1	CAPN_1206	[43B6]	C7R7	CAPN_402	[17A3]	DB3R4	DBPAD_TP	[26C3]
C7B2	CAP_P_TH	[38A3]	C7R8	CAPN_402	[17A2]	DB3R5	DBPAD_TP	[26C3]
C7B3	CAP_P_TH	[43B5]	C7R9	CAPN_402	[21A4]	DB3R6	DBPAD_TP	[27A6]
C7B4	CAPN_402	[54D6]	C7T1	CAPN_402	[17A2]	DB3R7	DBPAD_TP	[27A6]
C7B5	CAPN_1206	[45D3]	C7T2	CAPN_402	[17A3]	DB3T1	DBPAD_TP	[26D6]

MICROSOFT	PROJECT NAME	PAGE	REV
CONFIDENTIAL	TRINITY_XDK	76 / 81	1.01

J2A1	TRINITYRJ45AUX_TH	[38B3]	Q3F1	FET_VREG_DPAK	[49C4]	R1T4	RESN_805	[47D8]
J2C1	2X5HDR10_TH	[59C7]	Q3M1	PNP_SOT23	[37B7]	R1T5	RESN_402	[34C5]
J2C3	2X7HDR14_TH	[59C3]	Q4A1	NPN_SOT23	[36C5]	R1T6	RESN_1206	[42C2]
J3A1	HDMI_1X19HDR	[40B2]	Q4B1	ADR510_SOT23	[57A5]	R1T7	RESN_402	[42C2]
J3C1	2X3HDR_TH	[60C7]	Q4D1	NPN_SOT23	[60A3]	R1T8	RESN_402	[34B7]
J3G1	2X3HDR_TH	[60B7]	Q4D2	NPN_SOT23	[60A4]	R1T9	RESN_402	[34C6]
J4A1	TOSLINK_TX_TH	[39A5]	Q4F1	FET_VREG_DPAK	[49B4]	R1T10	RESN_402	[34C6]
J4A2	XENONAVIP_TH	[37C5]	Q4G1	PNP_SOT23	[23C1]	R1T11	RESN_402	[34B7]
J4A3	2X6HDR2_TH	[41A2]	Q5A2	PNP_DPAK	[36C5]	R1T12	RESN_402	[34B6]
J4C1	2X4HDR_TH	[60D7]	Q5B1	FET_VREG_DPAK	[51C3]	R1T13	RESN_402	[34B6]
J4C2	2X5HDR_TH	[60A6]	Q5C1	FET_VREG_DPAK	[45A3]	R1T14	RESN_402	[34C2]
J4D1	2X3HDR_TH	[60C7]	Q5C2	FET_VREG_DPAK	[51B3]	R1T15	RESN_402	[34B6]
J5A4	1X4HDR_TH	[36C2]	Q5C3	FET_VREG_DPAK	[45A4]	R1T16	RESN_402	[34B6]
J5B1	2X2HDR_TH	[55C6]	Q6A1	NPN_SOT23	[42B6]	R1T17	RESN_402	[34B5]
J5B2	1X5HDR2_TH	[41D1]	Q6A2	FET_SOT23	[42B6]	R1T18	RESN_402	[34B5]
J5G2	XENONRF_BORON_TH	[38A5]	Q6B1	FET_VREG_DPAK	[45A4]	R1T19	RESN_402	[56C3]
J6G1	USBDUALHORIZONTAL_	[39C5]	Q6B2	FET_VREG_DPAK	[45D4]	R1U3	RESN_402	[56C7]
	TH		Q6C1	FET_VREG_DPAK	[45C3]	R1U4	RESN_402	[56C7]
J7A1	TRINITYPWR_TH	[38A1]	Q6C2	FET_VREG_DPAK	[45C4]	R1U5	RESN_402	[56D2]
L1F1	INDUCTOR_TH	[48C3]	Q6M1	PNP_2C_SOT223	[42C4]	R2A2	RESN_402	[38C7]
L2B1	INDUCTOR_TH	[47D8]	Q7G1	FET_VREG_DPAK	[50C4]	R2A3	RESN_402	[38C7]
L2F1	INDUCTOR_TH	[47C4]	Q7G2	FET_VREG_DPAK	[50B4]	R2A4	RESN_402	[38C7]
L4A1	INDUCTOR_1210	[37A4]	R1A1	RESN_402	[39B7]	R2A5	RESN_402	[38B7]
L4A2	INDUCTOR_1210	[37A4]	R1C1	RESN_805	[52C6]	R2B1	RESN_402	[55D7]
L4A3	INDUCTOR_1210	[37A7]	R1D1	RESN_1210	[52D7]	R2B2	RESN_402	[55C7]
L4A4	INDUCTOR_1210	[37A7]	R1D2	RESN_1210	[52D8]	R2B3	RESN_402	[55D7]
L4B1	INDUCTOR_TH	[51C5]	R1D3	RESN_1210	[52D8]	R2B4	RESN_402	[55D7]
L4F1	INDUCTOR_TH	[49C3]	R1D4	RESN_1210	[52D8]	R2C1	RESN_402	[27D3]
L5A1	INDUCTOR_1210	[53B4]	R1D5	RESN_402	[41C2]	R2C3	RESN_402	[37C1]
L5B2	INDUCTOR_1210	[53C4]	R1D6	RESN_402	[41B2]	R2C4	RESN_402	[59C2]
L5C1	INDUCTOR_TH	[51B3]	R1E12	RESN_402	[47C7]	R2C5	RESN_402	[27C6]
L6A1	INDUCTOR_1210	[53C8]	R1E14	RESN_402	[48D5]	R2C6	RESN_402	[59C4]
L6B1	INDUCTOR_TH	[43B5]	R1E15	RESN_402	[48C7]	R2C7	RESN_402	[59C2]
L6C1	IND_2MODE_SM	[45C1]	R1E16	RESN_402	[48C7]	R2C8	RESN_402	[28D3]
L6C2	IND_2MODE_TH	[45B1]	R1E17	RESN_402	[47B7]	R2C9	RESN_402	[26C2]
L7B1	INDUCTOR_TH	[49D8]	R1E19	RESN_402	[48A3]	R2C10	RESN_402	[41B2]
L7F1	INDUCTOR_TH	[50C3]	R1E20	RESN_402	[48A3]	R2C11	RESN_402	[41B2]
LB2B1	LABEL_SM	[62D5]	R1E21	RESN_402	[48A7]	R2D1	RESN_402	[32B6]
MTG1B1	STD_MTG_HOLE_TH	[62C6]	R1E22	RESN_402	[48D4]	R2D2	RESN_402	[32B7]
MTG1G1	STD_MTG_HOLE_TH	[62C6]	R1F1	RESN_402	[48B5]	R2D3	RESN_402	[32A6]
MTG4D1	STD_MTG_HOLE_TH	[62A6]	R1F2	RESN_402	[48B4]	R2D4	RESN_402	[32C2]
MTG4F1	STD_MTG_HOLE_TH	[62B6]	R1F3	RESN_402	[47B4]	R2D5	RESN_402	[29B2]
MTG4G1	STD_MTG_HOLE_TH	[62C5]	R1F4	RESN_402	[56A5]	R2D6	RESN_402	[32C6]
MTG6D1	STD_MTG_HOLE_TH	[62A4]	R1F5	RESN_402	[56A4]	R2D7	RESN_402	[29D6]
MTG6F1	STD_MTG_HOLE_TH	[62B4]	R1F6	RESN_402	[56A5]	R2D8	RESN_402	[29D6]
MTG7G1	STD_MTG_HOLE_TH	[62C3]	R1F9	RESN_2512	[48C2]	R2D9	RESN_402	[29B2]
Q1F1	SHUNT_3PIN_SOT23	[56D3]	R1G1	RESN_402	[58B3]	R2D10	RESN_402	[29B3]
Q1N1	MBT3904DUAL_SOT	[46C5]	R1N1	RESN_402	[46C5]	R2D11	RESN_402	[29B2]
Q1N2	FET_SOT23	[35C7]	R1N2	RESN_402	[46C6]	R2D12	RESN_402	[29B3]
Q1N3	FET_SOT23	[35C7]	R1N3	RESN_402	[46C5]	R2D13	RESN_402	[29D3]
Q1T1	NPN_SOT23	[42B2]	R1N4	RESN_402	[35D6]	R2D14	RESN_402	[26B7]
Q1T2	NPN_SOT23	[42B2]	R1N5	RESN_402	[35D7]	R2D15	RESN_402	[26B8]
Q2F1	FET_VREG_DPAK	[47C4]	R1P1	RESN_402	[46C6]	R2D16	RESN_402	[26B8]
Q2F2	FET_VREG_DPAK	[47B4]	R1P2	RESN_402	[46B5]	R2D17	RESN_402	[26B8]
Q2F3	SHUNT_3PIN_SOT23	[56D7]	R1T1	RESN_402	[42B3]	R2D18	RESN_402	[26B7]
Q2N1	NPN_SOT23	[35C4]	R1T2	RESN_402	[47C7]	R2D19	RESN_402	[26A5]
Q3A1	MBT3904DUAL_SOT	[37C7]	R1T3	RESN_1206	[42C1]	R2E1	RESN_402	[29A6]

R2T2	RESN_402	[28A6]	R3D8	RESN_402	[26A7]	R3R4	RESN_402	[27B6]
R2T3	RESN_402	[47D5]	R3D9	RESN_402	[26A1]	R3R5	RESN_402	[50D3]
R2T4	RESN_402	[47A3]	R3D10	RESN_402	[26A1]	R3R6	RESN_402	[27C6]
R2T5	RESN_402	[56C6]	R3E1	RESN_402	[58C4]	R3R7	RESN_402	[26B7]
R2U1	RESN_402	[56D7]	R3E2	RESN_402	[58C5]	R3R8	RESN_402	[26B6]
R3A1	RESN_402	[37C7]	R3E3	RESN_402	[58C5]	R3R9	RESN_402	[26B7]
R3A2	RESN_402	[37C6]	R3E4	RESN_402	[58A7]	R3R11	RESN_402	[35B6]
R3A3	RESN_402	[37C8]	R3E5	RESN_805	[52B6]	R3R13	RESN_402	[59C2]
R3A4	RESN_402	[37C8]	R3F2	RESN_402	[58C5]	R3R14	RESN_402	[26D8]
R3A5	RESN_402	[37C7]	R3F3	RESN_402	[58C5]	R3R15	RESN_402	[22D4]
R3A6	RESN_603	[37C7]	R3F4	RESN_402	[52B6]	R3R16	RESN_402	[22D4]
R3A8	RESN_402	[33B3]	R3F5	RESN_402	[58C2]	R3R17	RESN_402	[27B6]
R3A9	RESN_402	[33B3]	R3F6	RESN_402	[49A7]	R3R18	RESN_402	[27B6]
R3A10	RESN_402	[33B2]	R3F7	RESN_402	[49B4]	R3R19	RESN_402	[27C2]
R3A11	RESN_402	[33B2]	R3F8	RESN_402	[49A3]	R3R20	RESN_402	[27B2]
R3B2	RESN_402	[23C3]	R3F9	RESN_402	[49A3]	R3R21	RESN_402	[27B3]
R3B3	RESN_402	[22D6]	R3F10	RESN_402	[49C4]	R3R22	RESN_402	[26C7]
R3B4	RESN_402	[23B6]	R3F11	RESN_805	[49B3]	R3R23	RESN_402	[27B2]
R3B5	RESN_603	[23B1]	R3F12	RESN_402	[49C7]	R3R24	RESN_402	[26C8]
R3B6	RESN_603	[23B1]	R3F13	RESN_402	[49C7]	R3T1	RESN_805	[31D7]
R3B7	RESN_603	[23B1]	R3F14	RESN_402	[49C7]	R3T2	RESN_402	[27A3]
R3B8	RESN_603	[23C1]	R3F15	RESN_402	[49B7]	R3T3	RESN_402	[27A2]
R3B9	RESN_402	[22D8]	R3F16	RESN_402	[55C2]	R3T4	RESN_402	[26D8]
R3B10	RESN_402	[22C7]	R3G1	RESN_402	[55A4]	R3T5	RESN_402	[52C2]
R3B11	RESN_402	[22C7]	R3G2	RESN_805	[49D7]	R3U1	RESN_402	[55C5]
R3B12	RESN_402	[22A3]	R3G4	RESN_402	[49B7]	R3U2	RESN_402	[58A8]
R3B13	RESN_402	[22A2]	R3G5	RESN_402	[50C7]	R3U3	RESN_402	[55C5]
R3B14	RESN_402	[22B2]	R3G6	RESN_402	[55A4]	R3V1	RESN_402	[49B4]
R3B15	RESN_402	[22A3]	R3G7	RESN_402	[55C5]	R3V4	RESN_402	[50A7]
R3B16	RESN_402	[22B2]	R3G8	RESN_402	[55C5]	R3V5	RESN_402	[38A7]
R3B17	RESN_402	[22B2]	R3G9	RESN_402	[55C5]	R3V6	RESN_402	[38B6]
R3B18	RESN_402	[22C2]	R3G10	RESN_402	[50B5]	R4A1	RESN_402	[36C5]
R3B19	RESN_402	[22C2]	R3G11	RESN_402	[50A3]	R4A2	RESN_402	[37A5]
R3B20	RESN_402	[22C2]	R3G12	RESN_402	[50A3]	R4A3	RESN_402	[37A5]
R3B21	RESN_402	[22C2]	R3G13	RESN_402	[50C4]	R4A4	RESN_402	[37A7]
R3B22	RESN_805	[33D6]	R3G14	RESN_402	[50B8]	R4A5	RESN_402	[37A7]
R3B24	RESN_402	[37A2]	R3G15	RESN_402	[50D5]	R4A6	RESN_402	[41A3]
R3C1	RESN_402	[22C2]	R3G16	RESN_402	[49D5]	R4A7	RESN_402	[36C5]
R3C2	RESN_402	[22C2]	R3G17	RESN_805	[50A3]	R4B1	RESN_402	[57B7]
R3C3	RESN_402	[22C2]	R3G18	RESN_402	[26A7]	R4B2	RESN_402	[57C5]
R3C4	RESN_402	[22D2]	R3G19	RESN_402	[26A7]	R4B3	RESN_402	[57B5]
R3C5	RESN_402	[22D2]	R3G20	RESN_402	[26A5]	R4B4	RESN_805	[51C4]
R3C6	RESN_402	[22D2]	R3M1	RESN_402	[27B6]	R4B6	RESN_402	[22D5]
R3C7	RESN_402	[22C2]	R3M2	RESN_402	[37B7]	R4B7	RESN_402	[22D6]
R3C8	RESN_402	[22D2]	R3M3	RESN_402	[37B7]	R4B8	RESN_402	[23D2]
R3C9	RESN_402	[22D2]	R3M6	RESN_402	[33B5]	R4B9	RESN_402	[23D2]
R3C10	RESN_402	[22D2]	R3M7	RESN_402	[37B6]	R4B10	RESN_402	[23C6]
R3C11	RESN_402	[22B3]	R3N3	RESN_402	[23B6]	R4B11	RESN_402	[51B6]
R3C12	RESN_402	[22B3]	R3N4	RESN_402	[23B6]	R4B12	RESN_402	[23D3]
R3C13	RESN_402	[22B2]	R3N5	RESN_402	[22B4]	R4B13	RESN_402	[23D3]
R3C14	RESN_402	[22B2]	R3N6	RESN_402	[24B6]	R4B14	RESN_402	[23A3]
R3D1	RESN_402	[27A7]	R3N7	RESN_402	[22C8]	R4B15	RESN_402	[23A7]
R3D2	RESN_402	[27A7]	R3N8	RESN_402	[22C7]	R4B16	RESN_402	[22D7]
R3D3	RESN_402	[26B7]	R3P1	RESN_402	[22C7]	R4B17	RESN_402	[51B4]
R3D4	RESN_402	[26B6]	R3R1	RESN_402	[37C2]	R4B18	RESN_402	[57A3]
R3D5	RESN_402	[26B7]	R3R2	RESN_402	[37C2]	R4B19	RESN_402	[51A5]
R3D7	RESN_402	[26A8]	R3R3	RESN_402	[27B6]	R4B20	RESN_402	[37A2]

MICROSOFT	PROJECT NAME	PAGE	REV
CONFIDENTIAL	TRINITY_XDK	79/81	1.01

R4P3	RESN_402	[61B4]	R5T2	RESN_402	[13A7]	R7B4	RESN_402	[44B7]
R4P4	RESN_402	[61B4]	R5T3	RESN_402	[13A7]	R7B5	RESN_402	[44D6]
R4P5	RESN_402	[61B5]	R5T4	RESN_402	[13A3]	R7C1	RESN_402	[44B4]
R4P6	RESN_402	[61B5]	R5T5	RESN_402	[13A3]	R7C2	RESN_402	[44A7]
R4P9	RESN_402	[5C7]	R5T6	RESN_402	[13B5]	R7C3	RESN_402	[44A5]
R4R1	RESN_402	[52A3]	R5T7	RESN_402	[13B5]	R7C4	RESN_402	[44D5]
R4R2	RESN_402	[5C4]	R5U1	RESN_402	[19A5]	R7C5	RESN_402	[44B2]
R4R3	RESN_402	[3C3]	R5U2	RESN_402	[19D7]	R7C6	RESN_402	[44B4]
R4R4	RESN_805	[52A1]	R5U3	RESN_402	[19D7]	R7C7	RESN_402	[44C6]
R4R5	RESN_402	[3C3]	R5U4	RESN_402	[18A7]	R7C8	RESN_402	[44B1]
R4R6	RESN_402	[3C3]	R5U5	RESN_402	[18A7]	R7C9	RESN_402	[44C6]
R4R7	RESN_402	[5C4]	R5U6	RESN_402	[4A4]	R7C10	RESN_402	[44D6]
R4R8	RESN_402	[3C3]	R6A3	RESN_402	[42B7]	R7C11	RESN_603	[44D6]
R4R9	RESN_402	[5C4]	R6A4	RESN_402	[42B7]	R7C12	RESN_603	[44D6]
R4R10	RESN_402	[5B3]	R6A5	RESN_402	[38A3]	R7C13	RESN_402	[44D2]
R4R11	RESN_402	[5C4]	R6A6	RESN_402	[38A2]	R7C14	RESN_805	[44A7]
R4R12	RESN_402	[5C3]	R6A7	RESN_402	[42C6]	R7C15	RESN_402	[43C5]
R4R13	RESN_402	[3C2]	R6A8	RESN_402	[42C6]	R7C16	RESN_402	[43C5]
R4T5	RESN_402	[2B8]	R6A9	RESN_402	[42C5]	R7C17	RESN_402	[43C4]
R4T6	RESN_402	[2B8]	R6A10	RESN_402	[58D7]	R7C18	RESN_402	[43C4]
R4U4	RESN_402	[52B6]	R6A11	RESN_402	[58C7]	R7C19	RESN_402	[43C4]
R4V1	RESN_402	[38A7]	R6C1	RESN_805	[45C3]	R7C20	RESN_402	[43C3]
R4V2	RESN_402	[38A7]	R6C2	THERMISTOR_603	[44C6]	R7D2	RESN_402	[16D7]
R5A3	RESN_402	[36C2]	R6F1	RESN_402	[21A8]	R7D3	RESN_402	[16D7]
R5A5	RESN_402	[53B5]	R6F2	RESN_402	[21A8]	R7D4	RESN_402	[17A7]
R5A6	RESN_402	[53B4]	R6F3	RESN_402	[20D7]	R7D5	RESN_402	[17A7]
R5A7	RESN_402	[53B6]	R6F4	RESN_402	[20D7]	R7E1	RESN_402	[16A5]
R5A9	RESN_805	[36C3]	R6F5	RESN_402	[20A5]	R7E2	RESN_402	[4A2]
R5A10	RESN_402	[36A3]	R6F6	RESN_402	[4A3]	R7E4	RESN_402	[14D7]
R5A11	RESN_805	[53B3]	R6G1	RESN_402	[35C6]	R7E5	RESN_402	[14D7]
R5B2	RESN_402	[53C5]	R6M1	RESN_805	[42B4]	R7E6	RESN_402	[15A8]
R5B3	RESN_402	[53C6]	R6M2	RESN_805	[42B5]	R7E7	RESN_402	[15A8]
R5B4	RESN_805	[53C3]	R6M3	RESN_402	[58C6]	R7E8	RESN_402	[14A5]
R5B5	RESN_402	[53C6]	R6M4	RESN_402	[58C7]	R7F1	RESN_2512	[50C2]
R5B6	RESN_402	[57B4]	R6N1	RESN_805	[45D7]	R7P1	RESN_402	[44A7]
R5B13	RESN_805	[51B3]	R6N2	RESN_805	[45D5]	R7P2	RESN_402	[44A6]
R5B17	RESN_402	[53C4]	R6R1	RESN_402	[12B1]	R7P3	RESN_402	[43D6]
R5C1	RESN_805	[45A2]	R6R2	RESN_402	[12B1]	R7P4	RESN_402	[43D6]
R5C2	RESN_2512	[51B2]	R6T1	RESN_402	[12A3]	R7P5	RESN_402	[43D6]
R5F1	RESN_402	[19A7]	R6T2	RESN_402	[12A3]	R7P6	RESN_402	[43D6]
R5F2	RESN_402	[19A7]	R6T3	RESN_402	[4A6]	R7P7	RESN_402	[43D6]
R5F3	RESN_402	[18D7]	R6T4	RESN_402	[12A7]	R7P8	RESN_402	[43C6]
R5F4	RESN_402	[18D7]	R6T5	RESN_402	[12A7]	R7R1	RESN_402	[17D7]
R5F5	RESN_402	[18A5]	R6T6	RESN_402	[4A6]	R7R2	RESN_402	[16A8]
R5G1	RESN_402	[35D2]	R6T7	RESN_402	[12B5]	R7R3	RESN_402	[17D7]
R5G2	RESN_402	[35D2]	R6T8	RESN_402	[12B5]	R7R4	RESN_402	[16A8]
R5M1	RESN_805	[42B5]	R6T9	RESN_402	[13B1]	R7R6	RESN_402	[4A3]
R5M2	RESN_805	[42B5]	R6U1	RESN_402	[21A5]	R7T1	RESN_402	[17A5]
R5M3	RESN_402	[36B5]	R6U2	RESN_402	[21D7]	R7T2	RESN_402	[15D7]
R5M4	RESN_402	[36B5]	R6U3	RESN_402	[21D7]	R7T3	RESN_402	[15D7]
R5M5	RESN_402	[36B5]	R6U4	RESN_402	[20A8]	R7T4	RESN_402	[14A7]
R5M6	RESN_402	[53B6]	R6U5	RESN_402	[20A8]	R7T5	RESN_402	[14A7]
R5N2	RESN_402	[57C5]	R7A1	RESN_2512	[38B2]	R7T6	RESN_402	[15A5]
R5N7	RESN_805	[45B7]	R7A2	RESN_2512	[38A2]	R7T7	RESN_402	[4A3]
R5N8	RESN_805	[45A5]	R7B1	RESN_402	[44B6]	RT1B1	THERMISTOR_1206	[38D6]
R5R1	RESN_402	[2A6]	R7B2	RESN_402	[44B6]	RT1M1	THERMISTOR_1206	[39B3]
R5T1	RESN_402	[4C6]	R7B3	RESN_402	[44B7]	RT1M2	THERMISTOR_1206	[39C3]

STP4C4	STP_TP	[61B4]
STP4C5	STP_TP	[61B5]
STP4C6	STP_TP	[61B5]
STP4E1	STP_TP	[61B7]
STP4E2	STP_TP	[61B7]
STP4E3	STP_TP	[61A8]
STP5B1	STP_TP	[61B1]
STP5B2	STP_TP	[61B1]
STP5D1	STP_TP	[61C7]
STP5D2	STP_TP	[61C7]
STP6C1	STP_TP	[61B7]
STP6C2	STP_TP	[61A7]
STP7B1	STP_TP	[61B1]
STP7C1	STP_TP	[61B1]
STP7C2	STP_TP	[61C1]
STP7C3	STP_TP	[61C1]
STP7C4	STP_TP	[61C1]
STP7C5	STP_TP	[61C1]
STP7C6	STP_TP	[61C1]
STP7C7	STP_TP	[61C1]
STP7E1	STP_TP	[61C7]
STP7E2	STP_TP	[61C7]
STP7N1	STP_TP	[61B1]
U1B1	SI4501DY_SO8	[46C3]
U1C1	NCP1117_DPAK	[52C7]
U1E1	ADP1877_LCC32	[47A6]
U1E1	ADP1877_LCC32	[48A7]
U1E2	NAND_TSOP	[34B3]
U1F1	FET_VREG_DUAL_1_SO	[48C4]
	-8	
U1F2	AD7991_SOT23	[56B3]
U1F3	REF3333_SC70	[56B3]
U1F5	TRSET_9920_TH	[35B1]
U1G2	LM95234 LLP-14	[58B2]
U1G3	TRSET_9920_SMT	[35B1]
U1U1	AD5252_TSSOP	[56C5]
U2D1	ETHERNETPHY_KSZ804	[32A5]
	1NL_AR8032_QFN	
U2N1	BMAX20_LGA12	[35C5]
U2U1	AD8213_MSOP10	[56B5]
U3A5	AUDIODAC_CSS4354_W	[33A5]
	M1824_QFN25	
U3B2	HANA_BGA225	[22C5]
U3B2	HANA_BGA225	[23C4]
U3B2	HANA_BGA225	[24C4]
U3B2	HANA_BGA225	[25B4]
U3D1	SB_BGA	[26C4]
U3D1	SB_BGA	[27C5]
U3D1	SB_BGA	[28C5]
U3D1	SB_BGA	[29C5]
U3D1	SB_BGA	[30C4]
U3D1	SB_BGA	[31B5]
U3E1	AD7992_MSOP10	[58A6]
U3E2	AD5252_TSSOP	[58C4]
U3G1	ADP1877_LCC32	[49A6]
U3G1	ADP1877_LCC32	[50A7]
U3G2	AD7991_SOT23	[55A3]

U3G3	REF3333_SC70	[55B4]
U3G4	ISD2130_QFN21	[35A4]
U3T1	REF3333_SC70	[58B7]
U3V1	AD5252_TSSOP	[55C4]
U3V2	AD8213_MSOP10	[55A5]
U4B1	AD5252_TSSOP	[57A5]
U4B2	AD7992_MSOP10	[57D3]
U4B3	IR3638_SSOP	[51B5]
U4E1	NCP1117_DPAK	[52B7]
U4E2	NCP1117_SOT223	[52D3]
U4R1	LD39015_SOT23-5	[52A3]
U4R2	AT25020A_SOI8	[5C2]
U5A1	SIMPLESWR_SOT23	[53B5]
U5B1	SIMPLESWR_SOT23	[53C5]
U5B2	AD8213_MSOP10	[57C6]
U5B5	MOSDRIVER_SOI8	[45A6]
U5B6	REF3333_SC70	[57D6]
U5E1	VALHALLA_1_BGA_2	[2C4]
U5E1	VALHALLA_1_BGA_2	[3C5]
U5E1	VALHALLA_1_BGA_2	[4A5]
U5E1	VALHALLA_1_BGA_2	[5C5]
U5E1	VALHALLA_1_BGA_2	[6C3]
U5E1	VALHALLA_1_BGA_2	[7B6 7A8 7C8 7B4 7B1]
U5E1	VALHALLA_1_BGA_2	[8B2 8B4 8B7]
U5E1	VALHALLA_1_BGA_2	[12C3 12C7]
U5E1	VALHALLA_1_BGA_2	[13C6 13C3]
U5F1	GDDR136_1GBIT_BGA1	[18C2 18C6]
	36	
U5N1	AD7992_MSOP10	[57C4]
U5U1	GDDR136_1GBIT_BGA1	[19C6 19C2]
	36	
U5U2	74LVC1G06_SC70	[4A3]
U6A1	INA219_SOT23-8	[58C6]
U6B1	MOSDRIVER_SOI8	[45C6]
U6F1	GDDR136_1GBIT_BGA1	[20C6 20C2]
	36	
U6G1	IR_WHOLDER_TH	[35B7]
U6U1	GDDR136_1GBIT_BGA1	[21C6 21C2]
	36	
U7C1	NCP4201_LCC40	[44C3]
U7D1	GDDR136_1GBIT_BGA1	[16C2 16B6]
	36	
U7E1	GDDR136_1GBIT_BGA1	[14C2 14C6]
	36	
U7R1	GDDR136_1GBIT_BGA1	[17B6 17C2]
	36	
U7T1	GDDR136_1GBIT_BGA1	[15C6 15C2]
	36	
Y3B1	CRYSTAL_SM	[22D8]