

Abstract

DATA CONVERTERS IN VLSI SYSTEMS

Mohammed Hamza

Guide: Professor Rithika Kannan

Keywords:

Data Converters, VLSI Systems, Analog-to-Digital Converter (ADC), Digital-to-Analog Converter (DAC), Successive Approximation Register (SAR), Sigma-Delta ADC, Signal Processing, Electronic Systems.

In this report, we endeavor to understand Data Converters in VLSI Systems, focusing on the theoretical aspects of the Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC). We explore the principles of operation, design considerations, and performance metrics of these converters. The report also delves into the different architecture of ADCs and DACs, including their working principles, advantages, and disadvantages. We discuss the various types of ADCs, such as Successive Approximation Register (SAR) and Sigma-Delta ADCs, and the different types of DACs, including R-2R Ladder DACs and Current Steering DACs. The report provides a comprehensive overview of the design and implementation of data converters in VLSI systems. The report highlights the importance of data converters in bridging the gap between analog and digital domains, enabling efficient signal processing and communication in electronic systems. The report is structured to provide transistor level implementation of Circuits in DACs and ADCs.

Acknowledgements

We sincerely express our gratitude to our guide, **Professor Rithika Kannan**, Professor, for his invaluable guidance, support, and encouragement throughout this project. We would also extend our gratitude towards Our Department's Esteemed HoD **Dr. Kiran K.** We are thankful to the Department of Electronics and Communication Engineering, UVCE, for providing us with the resources and opportunity to work on this project. Special thanks to our peers and family for their continuous motivation and assistance. We would also like to acknowledge the support of the administrative staff, whose help ensured smooth progress of our work. Additionally, we are grateful to the authors and researchers whose work has significantly contributed to our understanding and implementation. Finally, we recognize the inspiration and insights gained from discussions and feedback provided by our friends and colleagues.

Contents

Abstract	1
Acknowledgements	2
Contents	4
Abbreviations	7
1 Introduction	1
1.1 Motivation	1
1.2 Brief History and DACs and ADCs	2
1.3 Objective of the Report	2
1.4 Fundamentals of DACs and ADCs	2
1.4.1 Digital-to-Analog Converters (DACs)	2
1.4.2 Analog-to-Digital Converters (ADCs)	4
1.4.3 Types of ADCs and DACs	4
1.5 Applications of Data Converters	5
1.5.1 Recent Advancements	5
1.5.2 issues and Challenges	5
2 Literature Review	7
3 Architecture of Data Converters	8
3.1 DAC Architecture	8
3.1.1 Resistor stringstyle DAC	8
3.1.2 R-2R Ladder DAC	9
3.1.3 Current Steering DAC	9
3.1.4 Charge Scaling DAC	10
3.1.5 Cyclic DAC	11
3.1.6 Pipeline DAC	12
3.2 ADC Architecture	13
3.2.1 Flash ADC	13

3.2.2	Successive Approximation Register (SAR) ADC	14
3.2.3	Pipeline ADC	14
4	Implementation of Data Converters	16
4.1	Sub-Circuits Used in Data Converters	16
4.1.1	Sample and Hold (S/H) Circuits	16
4.1.2	Comparator Circuits	18
4.1.3	Digital-to-Analog Sub-Circuits	18
5	Conclusion & Future Work	24
5.1	Conclusion	24
5.2	Comparison of DAC & ADC Architectures	24
5.3	Future Work	25
	References	26

Draft

List of Figures

1.1	Digital and Analog Conversion	1
3.1	(a) A simple resistor-string DAC and (b) The use of a binary switch array to lower the output capacitance	9
3.2	A R-2R ladder digital-to-analog converter architecture	10
3.3	A current steering digital-to-analog converter architecture	10
3.4	(a) A charge-scaling DAC, (b) the equivalent circuit with the MSB = 1, and all other bits set to zero.	11
3.5	A cyclic digital-to-analog converter architecture	12
3.6	A pipeline digital-to-analog converter architecture	12
3.7	Block diagram of a Flash ADC architecture	13
3.8	Block diagram of a Successive Approximation Register (SAR) ADC architecture	14
3.9	Block diagram of a pipeline ADC architecture	15
4.1	Basic Sample and Hold Circuit Configuration	16
4.2	Differential Sample and Hold Circuit Configuration	17
4.3	Integrating sample-and-hold circuit	17
4.4	Integrated sample-and-hold circuit implementation	18
4.5	Few Comparator Circuits	18
4.6	MOS-only binary weighted current network	19
4.7	R-2R Ladder Network DAC Structure	20
4.8	R-2R MOS elements: (a) Basic MOS R-2R cell, (b) Bit current switch integration, (c) Equivalent resistance using MOS transistors	21
4.9	Binary-weighted capacitor DAC structure	22

List of Tables

3.1	Output voltages generated from the 3-bit DAC	8
5.1	Comparison of Different DAC Architectures	24
5.2	Comparison of Different ADC Architectures	25

Draft

Abbreviations

ADC	Analog to Digital Converter
DAC	Digital to Analog Converter
SNR	Signal to Noise Ratio
ENOB	Effective Number of Bits
INL	Integral Nonlinearity
DNL	Differential Nonlinearity
LSB	Least Significant Bit
MSB	Most Significant Bit
SAR	Successive Approximation Register
T/H	Track and Hold
S/H	Sample and Hold
R-2R	Resistor Ladder
FS	Full Scale
VLSI	Very Large Scale Integration
CMOS	Complementary Metal-Oxide-Semiconductor

Chapter 1

Introduction

Data converters are systems that convert analog signals to digital signals and digital signals to analog signals. These converters are termed as DACs (Digital to Analog Converters) and ADCs (Analog to Digital Converters). The conversion of signals is essential in modern days as most of the systems are digital in nature. The conversion from Analog to Digital is majorly done by Quantization and Sampling. The quantization is the process of mapping a large set of input values to a smaller set of output values. The sampling is the process of converting a continuous signal into a discrete signal by taking samples at regular intervals. The conversion from Digital to Analog is done by reconstructing the signal from the digital values. The reconstruction is done by using various techniques such as interpolation, filtering, etc. The figure 1.1 shows the conversion of digital signals to analog signals and vice versa. The digital signals are represented by discrete values, while the analog signals are represented by .




Figure 1.1: Digital and Analog Conversion

1.1 Motivation

Analog-to-Digital Converters (ADCs) and Digital-to-Analog Converters (DACs) provide a link between the Analog world and Digital world. They are essential as information is increasingly being stored, processed, and transmitted in digital form. The need for high-performance ADCs and DACs is driven by the demand for high-speed data acquisition, signal processing, and

communication systems. physical systems are analog in nature, and the conversion of these signal helps in processing the signal in digital form hence we require D/A conversion interfaces.

Benifits of Digital signal processing

- Reduced sensitivity to "analog" noise.
- Enhanced functionality and flexibility.
- Amenable to automated design & test.
- Direct benefit from the scaling of VLSI technology.

1.2 Brief History and DACs and ADCs

Initially, Analog processing was done using analog circuits, but with the advent of digital technology Digital processing has become more prevalent. The first ADCs were developed in the 1950s and 1960s, and they were primarily used in military and aerospace applications. The first DACs were developed in the 1960s, and they were used in audio and video applications. Over the years, the technology has evolved, and today we have high-performance ADCs and DACs that are used in a wide range of applications, including telecommunications, consumer electronics, automotive, and industrial automation.

1.3 Objective of the Report

The objective of this report is to provide a comprehensive understanding of Data Converters in VLSI Systems, focusing on the theoretical aspects of Analog-to-Digital Converters (ADCs) and Digital-to-Analog Converters (DACs). The report aims to explore the principles of operation, design considerations, and performance metrics of these converters. It will also delve into the different CMOS circuits used in ADCs and DACs, including their working principles, advantages, and disadvantages. The report will also explore research & advancement Example. NeuADC- An automated design for ADC.

1.4 Fundamentals of DACs and ADCs

1.4.1 Digital-to-Analog Converters (DACs)

Digital-to-Analog Converters (DACs) perform the reverse operation of ADCs by converting discrete digital values into continuous analog signals. They reconstruct the analog signal from the digital input by generating a voltage or current that corresponds to the digital value. The resolution of a DAC is also determined by the number of bits used in the digital input. The

performance of a DAC is characterized by parameters such as output voltage range, linearity, settling time, and noise performance.

DACs Specifications

The DAC converts an N -bit digital value into a continuous analog voltage, which is a scaled fraction of the reference voltage. The output voltage (V_{out}) of a DAC can be expressed as:

$$V_{out} = V_{REF} \cdot F \quad (1.1)$$

where V_{out} is the analog voltage output, V_{REF} is the reference voltage, and F is the fraction defined by the input word, D , that is N bits wide.

$$\text{Number of input conditions} = 2^N \quad (1.2)$$

F is the fraction of the reference voltage and corresponds to the digital input value D as follows:

$$F = \frac{D}{2^N} \quad (1.3)$$

Specifications of DACs and ADCs

- **Differential Non-Linearity (DNL):** Measures the deviation of the step size between adjacent digital codes from the ideal value. A high DNL can cause missing codes and degrade performance.
- **Integral Non-Linearity (INL):** Represents the deviation of the actual transfer function from the ideal linear transfer function. It is a critical parameter for accuracy.
- **Offset:** Refers to the difference between the expected output and the actual output when the input is zero. It affects the accuracy of the converter.
- **Latency:** The time delay between the input signal and the corresponding output signal. Lower latency is essential for real-time applications.
- **Signal-to-Noise Ratio (SNR):** The ratio of the signal power to the noise power, indicating the quality of the conversion. Higher SNR values are desirable for better performance.
- **Dynamic Range:** The ratio between the largest and smallest signal levels that the converter can handle. A wide dynamic range is crucial for applications requiring high precision.

1.4.2 Analog-to-Digital Converters (ADCs)

Analog-to-Digital Converters (ADCs) are devices that convert continuous analog signals into discrete digital values. They sample the analog signal at regular intervals and quantize the sampled values into a finite number of levels. The resolution of an ADC is determined by the number of bits used to represent the digital output. For example, an 8-bit ADC can represent 256 discrete levels, while a 12-bit ADC can represent 4096 levels. The performance of an ADC is characterized by parameters such as sampling rate, resolution, signal-to-noise ratio (SNR), and total harmonic distortion (THD).

ADCs Specifications

DAC is converting a discrete signal into an analog representation that is also limited by the resolution of the converter, a fixed number of inputs and outputs are generated. However, with the ADC, the input is an analog signal with an infinite number of values, which then has to be quantized into an N -bit digital word

$$\text{Number of Quantization Levels} = 2^N \quad (1.4)$$

1.4.3 Types of ADCs and DACs

Types of ADCs

- **Flash ADC:** Uses a resistor ladder network and comparators to convert analog signals to digital instantly. It is fast but consumes more power and area.
- **Successive Approximation Register (SAR) ADC:** Uses a binary search algorithm to approximate the input signal. It is widely used for medium-speed and medium-resolution applications.
- **Sigma-Delta ADC:** Utilizes oversampling and noise shaping to achieve high resolution. Commonly used in audio and precision measurement applications.
- **Pipeline ADC:** Combines multiple stages of ADCs to achieve high speed and resolution. Suitable for high-speed applications like video processing.
- **Dual-Slope ADC:** Measures the input signal by integrating it over a fixed period. It is slow but highly accurate, often used in digital multimeters.

Types of DACs

- **Binary-Weighted DAC:** Uses resistors weighted in binary values to convert digital signals to analog. It is simple but requires precise resistor values.

- **R-2R Ladder DAC:** Employs a resistor ladder network for conversion. It is efficient and widely used due to its simplicity and scalability.
- **Current Steering DAC:** Converts digital signals to analog by steering currents through different paths. Commonly used in high-speed applications.
- **Sigma-Delta DAC:** Uses oversampling and noise shaping for high-resolution output. Suitable for audio applications.
- **Pulse Width Modulation (PWM) DAC:** Converts digital signals to analog by varying the duty cycle of a pulse. It is simple and cost-effective but requires filtering.

1.5 Applications of Data Converters

- **Telecommunications:** Used in modems and communication systems to convert analog signals to digital for processing and vice versa.
- **Consumer Electronics:** Found in devices like smartphones, TVs, and audio systems for signal conversion and processing.
- **Automotive Systems:** Used in sensors and control systems for real-time data acquisition and processing.
- **Medical Devices:** Essential in imaging systems like MRI and CT scans for converting analog signals to digital for analysis.
- **Industrial Automation:** Used in control systems and sensors for monitoring and automation processes.
- **Aerospace and Defense:** Critical in radar systems, communication systems, and signal processing applications.
- **Instrumentation:** Used in digital oscilloscopes, multimeters, and other measurement devices for accurate data acquisition.

1.5.1 Recent Advancements

1.5.2 issues and Challenges

- **Design Complexity:** Data converters are challenging to design due to the need for high precision and accuracy, especially with increasing performance requirements.
- **Performance Bottlenecks:** The speed, resolution, or power dissipation of ADCs and DACs can limit the overall system performance, making optimization critical.

- **Scaling Challenges:** As VLSI technology scales down, maintaining performance while reducing area and power consumption becomes increasingly difficult.
- **Noise and Distortion:** Minimizing noise and distortion in high-speed and high-resolution converters is a significant challenge.
- **Cost and Manufacturing Variability:** Achieving high performance while keeping costs low and addressing variability in manufacturing processes is a persistent issue.

Draft

Chapter 2

Literature Review

Data converters, primarily Analog-to-Digital Converters (ADCs) and Digital-to-Analog Converters (DACs), are essential components in modern electronic systems, enabling seamless interfacing between the analog real world and digital processing units. Over the past decades, significant advancements have been made in converter architectures, performance, and integration.

Early data converters were based on simple resistor ladder and integrating architectures, such as the successive approximation register (SAR) ADC and the binary-weighted DAC. These architectures offered moderate resolution and speed, suitable for early digital systems. As technology progressed, pipeline and sigma-delta ($\Sigma\Delta$) architectures emerged, providing higher resolution and faster conversion rates. Pipeline ADCs are widely used in applications requiring high speed and moderate resolution, such as communication systems, while sigma-delta converters excel in high-resolution, low-frequency applications like audio and instrumentation.

Recent literature has focused on improving the power efficiency, linearity, and area of data converters. Techniques such as calibration, digital correction, and time-interleaving have been proposed to overcome non-idealities and enhance performance. The scaling of CMOS technology has enabled the integration of high-performance data converters into system-on-chip (SoC) solutions, further driving research into low-voltage and low-power designs.

Emerging trends include the use of machine learning for calibration, the development of asynchronous and event-driven converters, and the exploration of new materials and device structures to push the boundaries of speed and resolution. The literature indicates a continuous trade-off between speed, resolution, power consumption, and area, with ongoing research aimed at optimizing these parameters for various application domains.

Chapter 3

Architecture of Data Converters

3.1 DAC Architecture

DAC Architecture use various techniques to convert digital signals to analog signals. Some use voltage division, whereas others employ current steering and even charge scaling to map the digital value into an analog quantity

3.1.1 Resistor stringstyle DAC

The resistor-string DAC, shown in Fig. 3.1(a) uses $2N$ identical resistors and switches to divide voltage at selected taps, ensuring monotonic output. However, parasitic capacitance at the output node limits speed for higher resolutions. Fig. 3.1(b) improves speed using a binary switch array, reducing the number of active switches. While compact designs are possible with active resistors, higher resolutions demand precise resistor values, balancing area and power dissipation. The value of the output voltage is given by the equation 3.1

$$V_{i,\text{ideal}} = \left(\frac{iV_{\text{REF}}}{2^N} \right), \quad \text{for } i = 0, 1, 2, \dots, 2^N - 1 \quad (3.1)$$

D_2	D_1	D_0	v_{OUT}
0	0	0	0
0	0	1	0.625
0	1	0	1.25
0	1	1	1.875
1	0	0	2.5
1	0	1	3.125
1	1	0	3.75
1	1	1	4.375

Table 3.1: Output voltages generated from the 3-bit DAC




Figure 3.1: (a) A simple resistor-string DAC and (b) The use of a binary switch array to lower the output capacitance

3.1.2 R-2R Ladder DAC

The R-2R ladder DAC, shown in Fig. 3.2, employs a network of resistors alternating between values of R and 2R. This configuration ensures binary-weighted voltage division at each node, as illustrated in Fig. 3.2. The digital input switches each resistor to either ground or the inverting input of the op-amp, maintaining constant node voltages. The total current from the reference voltage remains constant, ensuring stable operation for varying digital inputs. The output voltage, v_{OUT} , depends on currents flowing through the feedback resistor, R_F , such that

$$v_{OUT} = -i_{TOT} \cdot R_F \quad (29.14)$$

where i_{TOT} is the sum of the currents selected by the digital input, given by

$$i_{TOT} = \sum_{k=0}^{N-1} D_k \cdot \frac{V_{REF}}{2^{N-k}} \cdot \frac{1}{2R} \quad (29.15)$$

where D_k is the k -th bit of the input word with a value that is either a 1 or a 0.

3.1.3 Current Steering DAC

Current steering DACs, shown in Fig. 3.3, utilize a network of current sources to generate an output voltage proportional to the digital input rather than as in previous DAC where voltage was converted into current which generated voltage at the output. The current sources are




Figure 3.2: A R-2R ladder digital-to-analog converter architecture




Figure 3.3: A current steering digital-to-analog converter architecture

controlled by switches that connect them to either the reference voltage or ground, allowing for precise control over the output current. This architecture is particularly effective for high-speed applications due to its fast switching capabilities and low output capacitance.

3.1.4 Charge Scaling DAC

The charge-scaling DAC, shown in Fig. 3.4, employs a parallel array of binary-weighted capacitors connected to an op-amp. The capacitors are initially discharged, and the digital input switches each capacitor to either V_{REF} or ground, creating an output voltage proportional to the digital input. This architecture is compact and efficient, making it suitable for applications requiring low power and high precision.

The output voltage, v_{OUT} , is given by:

$$v_{OUT} = \sum_{k=0}^{N-1} D_k \cdot 2^{k-N} \cdot V_{REF} \quad (3.2)$$

where D_k is the k -th bit of the digital input word, V_{REF} is the reference voltage, and N is the

number of bits.




Figure 3.4: (a) A charge-scaling DAC, (b) the equivalent circuit with the MSB = 1, and all other bits set to zero.

3.1.5 Cyclic DAC

The cyclic DAC, shown in Fig. 3.5, uses a minimal set of components to perform digital-to-analog conversion. It operates by processing one bit at a time in a serial fashion, requiring N cycles for an N -bit conversion. The architecture employs a summer, a sample-and-hold (S/H) circuit, and an amplifier with a gain of 0.5. The summer adds V_{REF} or ground to the feedback signal based on the input bits, while the amplifier feeds the output voltage back to the summer for the next cycle.

The output voltage at the end of the n -th cycle is given by:

$$v_{OUT}(n) = \left(D_{N-1} \cdot V_{REF} + \frac{1}{2} \cdot v_A(n-1) \right) \cdot \frac{1}{2} \quad (3.3)$$

where D_{N-1} is the most significant bit of the input word, $v_A(n-1)$ is the output voltage from the previous cycle, and $v_{OUT}(0)$ is initialized to zero.

This architecture is advantageous for its simplicity and ease of implementation using switched capacitors. However, its accuracy depends on the precision of the amplifier and the sample-and-hold circuit.




Figure 3.5: A cyclic digital-to-analog converter architecture

3.1.6 Pipeline DAC

The pipeline DAC, shown in Fig. 3.6, extends the cyclic DAC architecture by employing multiple stages, each responsible for processing one bit of the digital input. This configuration allows for continuous operation, as each stage processes a new bit while passing the intermediate result to the next stage. The architecture consists of sample-and-hold (S/H) circuits, summers, and amplifiers with a gain of 0.5.

The output voltage at the n -th stage is given by:

$$v_{OUT}(n) = (D_{n-1} \cdot V_{REF} + v_{OUT}(n-1)) \cdot \frac{1}{2} \quad (3.4)$$

where D_{n-1} is the bit processed by the n -th stage, $v_{OUT}(n-1)$ is the output voltage from the previous stage, and $v_{OUT}(0)$ is initialized to zero.

This architecture is advantageous for its high throughput, as it produces one output per clock cycle after an initial delay of N cycles. However, it requires precise amplifier gains and increased circuitry compared to cyclic DACs.




Figure 3.6: A pipeline digital-to-analog converter architecture

3.2 ADC Architecture

ADC Architecture use various techniques to convert analog signals to digital signals. Some use voltage division, whereas others employ current steering and even charge scaling to map the analog value into a digital quantity.

3.2.1 Flash ADC

The flash ADC, shown in Fig. 3.7, is the fastest type of ADC architecture. It uses a resistor-string DAC to divide the reference voltage into 2^N levels, where N is the resolution of the ADC. Each level is fed into a comparator, which compares the input voltage with the reference levels and generates a thermometer code. The thermometer code is then converted into a binary digital output using a decoder.

The flash ADC requires $2^N - 1$ comparators and 2^N resistors, making it area-intensive for higher resolutions. However, its speed is unmatched, as it performs the conversion in a single clock cycle. The disadvantages of the flash ADC include high power consumption and increased complexity for higher resolutions.




Figure 3.7: Block diagram of a Flash ADC architecture

3.2.2 Successive Approximation Register (SAR) ADC

The successive approximation register (SAR) ADC, shown in Fig. 3.8, performs analog-to-digital conversion using a binary search algorithm. It employs a sample-and-hold (S/H) circuit, a comparator, a digital-to-analog converter (DAC), and a successive approximation register (SAR). The SAR controls the DAC output based on the comparator's feedback, iteratively refining the digital output.

The conversion process begins by sampling the input voltage, v_{IN} , and initializing the SAR to its midpoint value. The comparator compares v_{IN} with the DAC output, adjusting the SAR value accordingly. This process repeats for N cycles, where N is the resolution of the ADC, producing the final digital output.

The SAR ADC is advantageous for its balance between speed and power consumption, making it suitable for medium-speed applications. However, its accuracy depends on the precision of the DAC and comparator.




Figure 3.8: Block diagram of a Successive Approximation Register (SAR) ADC architecture

3.2.3 Pipeline ADC

The pipeline ADC, as illustrated in Fig. 3.9, achieves high throughput by dividing the conversion process into multiple stages, each resolving a single bit (or a few bits) per stage. Each stage typically consists of a sample-and-hold (S/H) circuit, a 1-bit ADC (comparator), a digital-to-analog sub-converter (DAC), a subtractor, and a gain stage (usually by 2). The residue from each stage is passed to the next, allowing pipelined operation.

The operation of each stage is as follows:

1. The input signal is sampled and compared to $\frac{V_{REF}}{2}$ by the 1-bit ADC.

2. If $v_{IN} > \frac{V_{REF}}{2}$, the comparator outputs 1; otherwise, it outputs 0. The corresponding reference (0 or $\frac{V_{REF}}{2}$) is subtracted from the input to generate the residue.
3. The residue is amplified by 2 and passed to the next stage.

After an initial latency of N clock cycles (for an N -stage pipeline), the converter outputs one result per clock cycle, making it suitable for high-speed applications. The main trade-offs are increased circuit complexity and the need for precise inter-stage gain and timing.




Figure 3.9: Block diagram of a pipeline ADC architecture

Chapter 4

Implementation of Data Converters

4.1 Sub-Circuits Used in Data Converters

4.1.1 Sample and Hold (S/H) Circuits

Sample and hold (S/H) circuits or Amplifiers are required to sample the analog input signal and hold it during the full cycle of clock period give to the ADC.

Basic S/H Topology

Basic Configuration The basic sample-and-hold (S/H) circuit consists of an analog switch (typically implemented with a MOSFET) in series with a hold capacitor C_H . The input signal V_{in} is sampled when the switch is closed, charging C_H to V_{in} . When the switch opens, C_H holds the sampled voltage, which can be read as V_{out} . The ON resistance R_s of the switch and the value of C_H determine the bandwidth and acquisition time of the circuit. The small-signal -3 dB bandwidth is given by:

$$f_{-3\text{dB}} = \frac{1}{2\pi R_s C_H} \quad (4.1)$$

The acquisition time, i.e., the time required for V_{out} to settle within a specified accuracy of V_{in} , is determined by the RC time constant. The basic configuration is shown in Figure 4.1. by using a differential sample and hold circuit shown in Fig. ?? the second order harmonic




Figure 7.1: Basic sample-and-hold configuration

Figure 4.1: Basic Sample and Hold Circuit Configuration

distortion can be avoided.




Figure 4.2: Differential Sample and Hold Circuit Configuration

Integrated Sample and Hold Circuits

Integrated sample-and-hold (S/H) circuits use operational amplifiers to improve accuracy, reduce charge injection, and provide buffering. A common topology is the integrating S/H circuit, as shown in Figure 4.3. Here, the hold capacitor C_H is connected between the output and the inverting input of an op-amp, forming an integrator. The analog switch S samples the input signal onto C_H when closed. When S opens, the op-amp holds the voltage across C_H , providing a stable output.




Figure 4.3: Integrating sample-and-hold circuit

This configuration minimizes the effects of charge injection and clock feedthrough by ensuring that the switch operates at a virtual ground. The op-amp buffer also isolates the hold capacitor from the load, improving hold accuracy. Special care must be taken in the design of the op-amp and switch to ensure low offset, high slew rate, and minimal leakage for precise sampling and holding.

Practical integrated S/H circuit

A practical example of an integrated sample-and-hold (S/H) circuit is shown in Figure 4.4. This circuit uses a differential input amplifier (M_1, M_2), loaded with a current mirror (M_3, M_4). The output current is integrated onto the hold capacitor C_H , which is connected between the drain and gate of the Miller stage transistor M_6 . Biasing is provided by current source transistors M_7 and M_8 , with their gates tied to a bias voltage V_{bias} . The sampling operation is controlled by

switch M_5 . During the track phase, M_5 is closed, allowing the output current to charge C_H and track the input. When switched to hold mode, M_5 opens, and the voltage stored on C_H is held, providing the output. This topology ensures low aperture uncertainty and minimizes the need for clock boosting circuits, as M_5 operates near the same gate-source voltage as M_6 .




Figure 4.4: Integrated sample-and-hold circuit implementation

4.1.2 Comparator Circuits

Comparators are essential components in ADCs, used to compare the input signal with a reference voltage and produce a digital output indicating which is higher. They can be implemented using various techniques, each with its own advantages and trade-offs.

4.1.3 Digital-to-Analog Sub-Circuits

Binary-Weighted Current Source

The binary-weighted current source DAC is a fundamental architecture that uses MOS transistors sized in binary ratios to generate output currents proportional to the digital input code.




Figure 4.5: Few Comparator Circuits

Each bit controls a current source whose value is weighted as a power of two, as shown in Figure 4.6.




Figure 4.6: MOS-only binary weighted current network

In this structure, the reference current I_{in} is mirrored and scaled by MOS transistors with widths proportional to 2^n , where n is the bit position. The output current I_{out} is the sum of the selected currents, determined by the digital input bits B_1 to B_N :

$$I_{out} = I_{ref} \sum_{k=0}^{N-1} b_k 2^k \quad (4.2)$$

where b_k is the k -th digital input bit.

Advantages:

- Simple and fast operation.
- Direct current output, suitable for high-speed applications.

Limitations:

- Requires precise current source matching and layout.
- Large area for high-resolution DACs due to exponential scaling of device sizes.
- Sensitive to channel length modulation and device mismatches.

R-2R Ladder Network

The R-2R ladder network is a widely used architecture for implementing digital-to-analog converters (DACs) due to its simplicity, scalability, and ease of integration. It consists of resistors with only two values: R and $2R$, arranged in a ladder-like structure. Each digital input bit controls a switch that connects the corresponding node either to a reference voltage or to ground, generating a binary-weighted output current or voltage.




Figure 4.7: R-2R Ladder Network DAC Structure

The output voltage V_{out} for an N -bit R-2R DAC can be expressed as:

$$V_{out} = V_{ref} \cdot \frac{1}{2^N} \sum_{k=0}^{N-1} b_k 2^k \quad (4.3)$$

where b_k is the k -th digital input bit (0 or 1), and V_{ref} is the reference voltage.

Advantages:

- Requires only two resistor values, simplifying layout and matching.
- Good linearity and monotonicity if resistor matching is precise.
- Easily scalable to higher resolutions.

Design Considerations:

- Resistor matching and layout are critical for accuracy.
- Output impedance and loading effects must be minimized.
- Parasitic capacitances can limit speed at high resolutions.

MOS R-2R implementation

The MOS implementation of the R-2R ladder network replaces passive resistors with MOS transistors operating in the triode (linear) region, allowing for compact integration and process compatibility. Figure 4.8 illustrates typical MOS-based R-2R cells and their possible configurations.

In these circuits, matched MOSFETs (M_1 , M_2 , M_3 , etc.) are biased such that their channel resistance emulates the required R and $2R$ values. The current division and switching are




Figure 4.8: R-2R MOS elements: (a) Basic MOS R-2R cell, (b) Bit current switch integration, (c) Equivalent resistance using MOS transistors

achieved by controlling the gate voltages or digital data lines. When the MOSFETs operate in the triode region, their resistance is approximately:

$$R_{DS(on)} \approx \frac{1}{\mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{th})} \quad (4.4)$$

where W/L is the transistor aspect ratio, V_{GS} is the gate-source voltage, and V_{th} is the threshold voltage.

Advantages:

- Fully compatible with CMOS processes, enabling high integration.
- Area-efficient compared to passive resistor ladders.
- Programmable resistance by adjusting W/L ratios or bias voltages.

Limitations:

- Non-idealities due to MOSFET mismatch, channel length modulation, and voltage dependence of $R_{DS(on)}$.
- Limited linearity and temperature stability compared to passive resistors.

- Careful biasing and layout are required for accurate operation.

This approach is especially useful in applications where integration density and process compatibility are prioritized over absolute accuracy.

Capacitive DAC (CDAC)

The capacitive digital-to-analog converter (CDAC) is a widely used architecture in CMOS technology due to its excellent matching properties, low power consumption, and ease of integration. The CDAC operates by redistributing charge among a binary-weighted array of capacitors, as shown in Fig. 4.9.




Figure 4.9: Binary-weighted capacitor DAC structure

Operation Principle The CDAC consists of N binary-weighted capacitors ($C, 2C, 4C, \dots, 2^{N-1}C$) and a unit capacitor for charge balancing. Each capacitor can be switched between a reference voltage V_{ref} and ground, depending on the digital input code. During operation, all capacitors are first discharged (reset phase). Then, based on the digital input, selected capacitors are connected to V_{ref} , while others remain at ground. The resulting output voltage is given by:

$$V_{out} = \frac{V_{ref}}{2^N} \sum_{i=1}^N D_i \cdot 2^{i-1} \quad (4.5)$$

where D_i is the i -th digital input bit.

Advantages

- Excellent matching and linearity due to capacitor array.
- Low static power consumption.
- Fully compatible with CMOS processes.

Design Considerations

- Capacitor matching and layout symmetry are critical for accuracy.
- Parasitic capacitance and switch charge injection can affect performance.
- Output buffer is often required to prevent loading effects.

CDACs are commonly used in SAR ADCs and other mixed-signal systems where high linearity and integration are required.

Draft

Chapter 5

Conclusion & Future Work

5.1 Conclusion

This Report presents the Data Converters in VLSI Systems and make use of various techniques to implement the Data Converters. The report covers the architecture of ADC and DAC, their implementation, and the design considerations for low power and high performance. The report also discusses the challenges faced during the design process and how they were addressed. Few primary subcircuits present in Data converters are presented in the report example S/H circuits, comparators, and etc.

5.2 Comparison of DAC & ADC Architectures

This section provides a comparative analysis of various DAC and ADC architectures, highlighting their advantages, disadvantages, and typical applications. The comparison is summarized in Tables 5.2 and 5.1.

DAC Type	Advantages	Disadvantages	Typical Applications
Resistor String	Simple design, monotonic	Large area for high resolution, slow	Low-cost, low-speed systems
R-2R Ladder	Compact, easy to scale	Sensitive to resistor mismatch	Audio, signal generation
Current Steering	High speed, good linearity	Complex layout, higher power	High-speed communications
Sigma-Delta	High resolution, noise shaping	Slow conversion rate, complex digital filter	Audio, instrumentation

Table 5.1: Comparison of Different DAC Architectures

ADC Type	Advantages	Disadvantages	Typical Applications
Flash	Fast conversion, simple architecture	High power consumption, large area for high resolution	High-speed applications
Successive Approximation	Good speed-power trade-off, moderate complexity	Slower than flash, limited resolution	Medium-speed applications
Pipeline	High speed, good resolution	Complex design, requires precise components	High-speed data acquisition
Sigma-Delta	High resolution, noise shaping	Slow conversion rate, complex digital filter	Audio, instrumentation

Table 5.2: Comparison of Different ADC Architectures

5.3 Future Work

The future work includes the implementation of more advanced data converters with improved performance metrics such as higher resolution. Simulating the data converters using advanced simulation tools to validate the design and performance metrics. Additionally, exploring the use of machine learning techniques for optimizing the design and performance of data converters in VLSI systems. The report also suggests further research in the area of low power design techniques for data converters to enhance their efficiency and performance in modern electronic systems.

References

- [1] R. J. Baker, *CMOS: Circuit Design, Layout, and Simulation*, 3rd ed. Wiley-IEEE Press, 2010.
- [2] R. van de Plassche, *CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters*, 2nd ed. Boston / Dordrecht / London: Kluwer Academic Publishers, 2003.

Draft