Skip to content
Pro
Block or report user

Report or block xesscorp

Hide content and notifications from this user.

Learn more about blocking users

Contact Support about this user’s behavior.

Learn more about reporting abuse

Report abuse

Pinned

  1. SKiDL is a module that extends Python with the ability to design electronic circuits.

    Python 451 45

  2. Build cost spreadsheet for a KiCad project.

    Python 193 51

  3. Python package for generating multi-unit schematic symbols for KiCad from a CSV file.

    Python 105 23

  4. The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.

    Jupyter Notebook 43 11

  5. Monitor and display signal waveforms from your MyHDL digital design in a Jupyter notebook.

    Python 20 5

  6. MyHDL hardware design language encased in the tasty PygMyHDL wrapper.

    Python 16 2

37 contributions in the last year

May Jun Jul Aug Sep Oct Nov Dec Jan Feb Mar Apr May Mon Wed Fri

Contribution activity

May 2019

Seeing something unexpected? Take a look at the GitHub profile guide.

You can’t perform that action at this time.