

# A

# XSA Pin Connections

The following tables list the pin numbers of the Spartan-II FPGA and the XC9572XL CPLD along with the pins of the other chips that they connect to on the XSA Board. The columns of the table are arranged as follows:

Column 1 lists the Spartan-II FPGA pin. It is left blank if there is no connection to the FPGA for this function. Pins marked with \* are useable as general-purpose I/O through the prototyping header; pins marked with \*\* can be used as general-purpose I/O only if the CPLD interface is reprogrammed as [described previously](#); pins with no marking cannot be used as general-purpose I/O at all.

Column 2 lists the XC9572XL CPLD pin. It is left blank if there is no connection to the CPLD for this function.

Column 3 lists the pins of other devices on the XSA Board that are connected to the associated FPGA and/or CPLD pin.

Column 4 lists the pin of the XSA prototyping header that is connected to the associated FPGA and/or CPLD pin.

Columns 5–7 list the pins of devices on the Xstend Board that will connect to the FPGA and/or CPLD when the XSA Board is inserted into an Xstend Board.

FPGA	CPLD	XSA Function	Proto. Pin	XSTend Functions	
1		+3.3V	54	+3.3V	
2	13	SPARTAN-TCK	16		Xchecker-TCK
3		SDRAM-A7			
4		SDRAM-A1			
5		SDRAM-A6			
6		SDRAM-A2			
7		SDRAM-A5			
8		GND	52	GND	
9		+2.5V	22		
10		SDRAM-A3			
11		SDRAM-A4			
12*		VGA-RED0	27		
13*		VGA-RED1	28	RAM-A15	RLED-/DP
15*		SPARTAN-GCK3	31		
18*		SPARTAN-GCK2	1		
19*		VGA-GREEN0	29		
20*		VGA-GREEN1	32		Xchecker-RT
21*		VGA-BLUE0	33		
22*		VGA-BLUE1	34		
23*		VGA-/HSYNC	36		
26*		VGA-/VSYNC	37		Pushbutton-/RESET
27*	62	FLASH-A3	50	RAM-A12	RLED-/S4
28*	63	FLASH-A2, *PARPORT-S5	51	RAM-A10	RLED-/S2
29*	64	FLASH-A1, *PARPORT-S4	56	RAM-A11	RLED-/S3
30*	19	SPARTAN-/WRITE	69	PS2/DATA	DIPSW8
31*	15	SPARTAN-CS	68	PS2/CLK	
32	15*	SPARTAN-TDI	15		Xchecker-TDI
34	19*	SPARTAN-TDO	30		Xchecker-RD
37	16	SPARTAN-CCLK	73		Xchecker-CCLK
38*	18	SPARTAN-DOUT/BSY	45		
39*	2	FLASH-D0,DIN/D0,LED-S1	71		Xchecker-DIN
40*	1	FLASH-A0, *PARPORT-S3	57	RAM-A9	RLED-/S1
41*	11	FLASH-/CE	65	RAM-/CE	
42**	57	FLASH-A10, *PARPORT-D2	58	RAM-A13	RLED-/S5
43**	12	FLASH-/OE, *PARPORT-D7	61	RAM-/OE	
44*	4	FLASH-D1,LED-DP	40	RAM-D1	BARLED-2
46*	5	FLASH-D2,LED-S4	39	RAM-D2	BARLED-3
47**	43	FLASH-A11, *PARPORT-D3	59	RAM-A8	RLED-/S0
48**	44	FLASH-A9, *PARPORT-D1	60	RAM-A14	RLED-/S6
49*	6	FLASH-D3,LED-S6	38	RAM-D3	BARLED-4
50**	45	FLASH-A8, *PARPORT-D0	78	RAM-A3	LLED-/S3
51**	46	FLASH-A13, *PARPORT-D5	79	RAM-A4	LLED-/S4
54*	47	FLASH-A14,DIPSW1A	82	RAM-A5	LLED-/S5
56*	48	FLASH-A17,DIPSW1D	83	RAM-A6	LLED-/S6
57*	7	FLASH-D4,LED-S5	35	RAM-D4	BARLED-5
58**	49	FLASH-/WE, *PARPORT-D6	62	RAM-WE	
59*	50	FLASH-/RESET	66	CODEC-LRCK	DIPSW7
60*	8	FLASH-D5,LED-S3	80	RAM-D6	BARLED-7
62*	9	FLASH-D6,LED-S2	81	RAM-D5	BARLED-6
63*	51	FLASH-A16,DIPSW1C	84	RAM-A7	LLED-/DP
64*	52	FLASH-A15,DIPSW1B	3	RAM-A0	LLED-/S0
65**	56	FLASH-A12, *PARPORT-D4	4	RAM-A1	LLED-/S1
66*	58	FLASH-A7	5	RAM-A2	LLED-/S2
67*	10	FLASH-D7,LED-S0	10	RAM-D7	BARLED-8
68*	38	SPARTAN-/INIT	41	RAM-D0	BARLED-1
69	39	SPARTAN-/PROGRAM	55	Pushbutton-/PROGRAM	
72	40	SPARTAN-DONE	53		Xchecker-DONE
74*	61	FLASH-A4	70	CODEC-SDIN	DIPSW6
75*	60	FLASH-A5	77	CODEC-SCLK	DIPSW5
76*	59	FLASH-A6	6	CODEC-SDOUT	DIPSW4
77*			9	CODEC-MCLK	DIPSW3
78*		PARPORT-S6	67	VGA-/VSYNC	Pushbutton-/SPARE
79*			7	RAM-/LCE	DIPSW1
					Xchecker-TRIG


FPGA	CPLD	XSA Function	Proto. Pin	XSTend Functions		
80*			8	RAM-/RCE	DIPSW2	Xchecker-RST
83*			18	VGA-RED1		
84*			19	VGA-/HSYNC		
85*			20	VGA-GREEN1		
86*			23	VGA-REDO		
87*			24	VGA-GREEN0		
88	42	MASTER_CLK	13	MASTER_CLK		Xchecker-CLKI
91		SDRAM-CLK				
93*		PS2-DATA,PUSHBUTTON	25	VGA-BLUE0		
94*		PS2-CLK	26	VGA-BLUE1		
95		SDRAM-Q0				
96		SDRAM-Q15				
99		SDRAM-Q1				
100		SDRAM-Q14				
101		SDRAM-Q2				
102		SDRAM-Q13				
103		SDRAM-Q3				
106		SPARTAN-M2	12			
109	36	SPARTAN-M0	14			
111		SPARTAN-M1	21			
112		SDRAM-Q12				
113		SDRAM-Q4				
114		SDRAM-Q11				
115		SDRAM-Q5				
116		SDRAM-Q10				
117		SDRAM-Q6				
118		SDRAM-Q9				
120		SDRAM-Q7				
121		SDRAM-Q8				
122		SDRAM-QML				
123		SDRAM-/WE				
124		SDRAM-QMH				
126		SDRAM-/CAS				
129		SDRAM-CLK				
130		SDRAM-/RAS				
131		SDRAM-CKE				
132		SDRAM-/CS				
133		SDRAM-A12				
134		SDRAM-BA0				
136		SDRAM-A11				
137		SDRAM-BA1				
138		SDRAM-A9				
139		SDRAM-A10				
140		SDRAM-A8				
141		SDRAM-A0				
142	18*	SPARTAN-TMS	17			Xchecker-TMS
	30	PARPORT-C1,CPLD-TCK				
	29	PARPORT-C2,CPLD-TMS				
	28	PARPORT-C3,CPLD-TDI				
	33	PARPORT-D0				
	32	PARPORT-D1				
	31	PARPORT-D2				
	27	PARPORT-D3				
	25	PARPORT-D4				
	24	PARPORT-D5				
	23	PARPORT-D6				
	22	PARPORT-D7				
	34	PARPORT-S3				
	20	PARPORT-S4				
	35	PARPORT-S5				
	53	PARPORT-S7,CPLD-TDO				
	17	PROG-OSC				
			64	Osc-In		

**B**

---

# XSA Schematics

The following pages show the detailed schematics for the XSA Board.



COMPANY:

**XESS Corporation**

TITLE:

**XSA Board****Spartan FPGA**

DRAWN:


DATED:

REV: **V1.2**


RELEASED:

DATED:


SHEET: **OF**




COMPANY: <b>XESS Corporation</b>		
TITLE: <b>XSA Board</b> <b>CPLD Interface</b>		
DRAWN:	DATED:	REV: <b>V1.2</b>
RELEASED:	DATED:	SHEET: <b>OF</b>




COMPANY: <b>XESS Corporation</b>		
TITLE: <b>XSA Board</b> <b>Flash RAM</b>		
DRAWN:	DATED:	REV: <b>V1.2</b>
RELEASED:	DATED:	SHEET: <b>OF</b>




COMPANY: <b>XESS Corporation</b>		
TITLE: <b>XSA Board</b> <b>Sync. DRAM</b>		
DRAWN:	DATED:	REV: <b>V1.2</b>
RELEASED:	DATED:	SHEET: <b>OF</b>




COMPANY: <b>XESS Corporation</b>		
TITLE: <b>XSA Board</b>		
PS/2 Port, VGA Port, LED		
DRAWN:	DATED:	REV: <b>V1.2</b>
RELEASED:	DATED:	SHEET: OF



COMPANY: <b>XESS Corporation</b>		
TITLE: <b>XSA Board Programmable Oscillator</b>		
DRAWN:	DATED:	REV: <b>V1.2</b>
RELEASED:	DATED:	SHEET: <b>OF</b>



COMPANY: <b>XESS Corporation</b>		
TITLE: <b>XSA Board</b>		
DRAWN:	DATED:	REV: <b>V1.2</b>
RELEASED:	DATED:	SHEET: OF



COMPANY: <b>XESS Corporation</b>		
TITLE: <b>XSA Board</b>		
<b>Parallel Port Interface</b>		
DRAWN:	DATED:	REV: <b>V1.2</b>
RELEASED:	DATED:	SHEET: <b>OF</b>

XCBUS002	<input type="checkbox"/>	J1-16	XCBUS063	<input type="checkbox"/>	J1-84
XCBUS012	<input type="checkbox"/>	J1-27	XCBUS064	<input type="checkbox"/>	J1-3
XCBUS013	<input type="checkbox"/>	J1-28	XCBUS065	<input type="checkbox"/>	J1-4
XCBUS015	<input type="checkbox"/>	J1-31	XCBUS066	<input type="checkbox"/>	J1-5
XCBUS018	<input type="checkbox"/>	J1-1	XCBUS067	<input type="checkbox"/>	J1-10
XCBUS019	<input type="checkbox"/>	J1-29	XCBUS068	<input type="checkbox"/>	J1-41
XCBUS020	<input type="checkbox"/>	J1-32	XCBUS069	<input type="checkbox"/>	J1-55
XCBUS021	<input type="checkbox"/>	J1-33	XCBUS072	<input type="checkbox"/>	J1-53
XCBUS022	<input type="checkbox"/>	J1-34	XCBUS074	<input type="checkbox"/>	J1-70
XCBUS023	<input type="checkbox"/>	J1-36	XCBUS075	<input type="checkbox"/>	J1-77
XCBUS026	<input type="checkbox"/>	J1-37	XCBUS076	<input type="checkbox"/>	J1-6
XCBUS027	<input type="checkbox"/>	J1-50	XCBUS077	<input type="checkbox"/>	J1-9
XCBUS028	<input type="checkbox"/>	J1-51	XCBUS078	<input type="checkbox"/>	J1-67
XCBUS029	<input type="checkbox"/>	J1-56	XCBUS079	<input type="checkbox"/>	J1-7
XCBUS030	<input type="checkbox"/>	J1-69	XCBUS080	<input type="checkbox"/>	J1-8
XCBUS031	<input type="checkbox"/>	J1-68	XCBUS083	<input type="checkbox"/>	J1-18
XCBUS032	<input type="checkbox"/>	J1-15	XCBUS084	<input type="checkbox"/>	J1-19
XCBUS034	<input type="checkbox"/>	J1-30	XCBUS085	<input type="checkbox"/>	J1-20
XCBUS037	<input type="checkbox"/>	J1-73	XCBUS086	<input type="checkbox"/>	J1-23
XCBUS038	<input type="checkbox"/>	J1-45	XCBUS087	<input type="checkbox"/>	J1-24
XCBUS039	<input type="checkbox"/>	J1-71	XCBUS088	<input type="checkbox"/>	J1-13
XCBUS040	<input type="checkbox"/>	J1-57	XCBUS093	<input type="checkbox"/>	J1-25
XCBUS041	<input type="checkbox"/>	J1-65	XCBUS094	<input type="checkbox"/>	J1-26
XCBUS042	<input type="checkbox"/>	J1-58	XCBUS106	<input type="checkbox"/>	J1-12
XCBUS043	<input type="checkbox"/>	J1-61	XCBUS109	<input type="checkbox"/>	J1-14
XCBUS044	<input type="checkbox"/>	J1-40	XCBUS111	<input type="checkbox"/>	J1-21
XCBUS046	<input type="checkbox"/>	J1-39	XCBUS142	<input type="checkbox"/>	J1-17
XCBUS047	<input type="checkbox"/>	J1-59		<input type="checkbox"/>	J1-11
XCBUS048	<input type="checkbox"/>	J1-60		<input type="checkbox"/>	J1-42
XCBUS049	<input type="checkbox"/>	J1-38		<input type="checkbox"/>	J1-43
XCBUS050	<input type="checkbox"/>	J1-78		<input type="checkbox"/>	J1-44
XCBUS051	<input type="checkbox"/>	J1-79		<input type="checkbox"/>	J1-46
XCBUS054	<input type="checkbox"/>	J1-82		<input type="checkbox"/>	J1-47
XCBUS056	<input type="checkbox"/>	J1-83		<input type="checkbox"/>	J1-48
XCBUS057	<input type="checkbox"/>	J1-35		<input type="checkbox"/>	J1-49
XCBUS058	<input type="checkbox"/>	J1-62		<input type="checkbox"/>	J1-63
XCBUS059	<input type="checkbox"/>	J1-66		<input type="checkbox"/>	J1-72
XCBUS060	<input type="checkbox"/>	J1-80		<input type="checkbox"/>	J1-74
XCBUS062	<input type="checkbox"/>	J1-81		<input type="checkbox"/>	J1-75
				<input type="checkbox"/>	J1-76
			XCBUS[001:144]		

COMPANY: <b>XESS Corporation</b>		
TITLE: <b>XSA Board</b>		
<b>Prototyping Header</b>		
DRAWN:	DATED:	REV: <b>V1.2</b>
RELEASED:	DATED:	SHEET: <b>OF</b>

# A

---

# XSB Pin Connections

The following tables list the pin numbers of the FPGA and CPLD along with the pin names of the other chips that they connect to. These connections correspond with the pin assignments in the user-constraint files FPGA.UCF and CPLD.UCF.



Connections Between the FPGA and Other XSB Board Components																				
FPGA Pin	FPGA Pin Function	Net Name	CPLD	Flash	SRAM	SDRAM	Video Dscr.	ADC	Video DAC	Stereo Codec	Ethernet	USB	Serial Port	IDE Infc.	Compact Flash	Switch Button	LEDs	JP5	JP7	Prog-Osc.
72	GND	R8232-RD																		
73		ETHERNET-I-IOCS16#																		
74		ETHERNET-I-REQ																		
75	VCCINT	I/GCK1	FPGA-CLK1																	
76	VCCCO	GND	SDRAM-CLK																	
77	VCCCO	I/GCK0	ETHERNET-T-IOCS16#																	
78	GND	SDRAM-CLK	ETHERNET-T-RDY/DTACK																	
79			ETHERNET-T-CS#																	
80	I/GCK0	ETHERNET-T-CS#	PB-A0	1	A0	A0	A0	A1	A1	A0	SA0	FIFOADR0	DA0	A00	BAR1			23		
81			PB-A1	64	A1	A1	A1	A1	A1	A1	SA1	FIFOADR1	DA1	A01	BAR2			24		
82			PB-A2	63	A2	A2	A2	A3	A3	A2	SA2	FIFOADR2	DA2	A02	BAR3			25		
83			PB-A3	62	A3	A3	A3	A4	A4	A3	SA3		DA3	A03	BAR4			26		
84			PB-A4	61	A4	A4	A4	A5	A5	A4	SA4		DA4	A04	BAR5			27		
85			PB-A5	60	A5	A5	A5	A6	A6	A5	SA5		DA5	A05	BAR6			28		
86																				
87																				
88																				
89																				
90	VCCINT	VCCCO																		
91	VCCCO	GND	PB-A6	59	A6	A6	A6	A7	A7	A6	SA6		DA6	A06	BAR7			29		
92			PB-A7	58	A7	A7	A7	WE#	WE#	A7	SA7		DA7	A07	BAR8			30		
93																				
94																				
95																				
96																				
97																				
98																				
99																				
100																				
101																				
102																				
103	GND	PB-A10	57	A10	A10	A10	A10	A10	A10	A10	SA8		A08	S1				31		
104	DONE	PB-A11	45	A8	A8	A8	A9	A9	A9	A8	SA9		A09	S2				32		
105	VCCCO	PB-A12	44	A9	A9	A9	A10	A10	A10	A9	SA10		A10	S3				33		
106	PROGRAM#	PB-A13	43	A11	A11	A11	A11	A11	A11	A11	SA11		DA11	S4	LEFT-DP			34		
107	INI#	PB-A14	42	A12	A12	A12	A12	A12	A12	A12	SA12		DA12	DD7	DD7			35		
108	D7	PB-A15	41	A13	A13	A13	A13	A13	A13	A13	SA13		DA13	DD8	DD8			36		
109		PB-A16	40	A14	A14	A14	A14	A14	A14	A14	SA14		DA14	DD9	DD9			37		
110		PB-A17	39	A15	A15	A15	A15	A15	A15	A15	SA15		DA15	DD10	DD10			38		
111		PB-A18	38	A16	A16	A16	A16	A16	A16	A16	SA16		DA16	DD11	DD11			39		
112		PB-A19	37	A17	A17	A17	A17	A17	A17	A17	SA17		DA17	DD12	DD12			40		
113		PB-D5	36	A18	A18	A18	A18	A18	A18	A18	SA18		DA18	DD13	DD13			41		
114		PB-WE#	35	50	WE#	WE#	WE#	WE#	WE#	WE#	WE#	WE#		WE#				42		
115		PB-D6	34	49	OE#	OE#	OE#	OE#	OE#	OE#	OE#	OE#		OE#				4		
116	D6	PB-D7	33	48	D4	D4	D4	D4	D4	D4	D4	D4		DD4	DD4	DD4		3		
117	GND	PB-D8	32	7	D4	D4	D4	D4	D4	D4	D4	D4		DD8	DD8	DD8		11		
118	VCCCO	PB-D9	31	D8	D8	D8	D8	D8	D8	D8	D8	D8		DD9	DD9	DD9		15		
119	VCCINT	PB-D10	30	D9	D9	D9	D9	D9	D9	D9	D9	D9		DD10	DD10	DD10		16		
120	D5	PB-D11	29	D10	D10	D10	D10	D10	D10	D10	D10	D10		DD11	DD11	DD11		17		
121		PB-D12	28	D11	D11	D11	D11	D11	D11	D11	D11	D11		DD12	DD12	DD12		18		
122		PB-D13	27	D12	D12	D12	D12	D12	D12	D12	D12	D12		DD13	DD13	DD13		19		
123	GND	PB-D14	26	D13	D13	D13	D13	D13	D13	D13	D13	D13		DD14	DD14	DD14		20		
124	D4	PB-D15	25	D14	D14	D14	D14	D14	D14	D14	D14	D14		DD15	DD15	DD15		21		
125		PB-D16	24	D15	D15	D15	D15	D15	D15	D15	D15	D15		DD16	DD16	DD16		22		
126	D4	PB-D17	23	D16	D16	D16	D16	D16	D16	D16	D16	D16		DD17	DD17	DD17		5		
127		PB-D18	22	D17	D17	D17	D17	D17	D17	D17	D17	D17		DD18	DD18	DD18		9		
128		VCCINT	21	D18	D18	D18	D18	D18	D18	D18	D18	D18		DD19	DD19	DD19				
129	VCCCO	GND	20	D19	D19	D19	D19	D19	D19	D19	D19	D19		DD20	DD20	DD20				
130			19	D20	D20	D20	D20	D20	D20	D20	D20	D20		DD21	DD21	DD21				
131	GND	PB-D22	18	D21	D21	D21	D21	D21	D21	D21	D21	D21		DD22	DD22	DD22				
132		PB-D23	17	D22	D22	D22	D22	D22	D22	D22	D22	D22		DD23	DD23	DD23				
133		PB-D24	16	D23	D23	D23	D23	D23	D23	D23	D23	D23		DD24	DD24	DD24				
134	D3	PB-D25	15	D24	D24	D24	D24	D24	D24	D24	D24	D24		DD25	DD25	DD25				
135		PB-D26	14	D25	D25	D25	D25	D25	D25	D25	D25	D25		DD26	DD26	DD26				
136	D4	PB-D27	13	D26	D26	D26	D26	D26	D26	D26	D26	D26		DD27	DD27	DD27				
137		PB-D28	12	D27	D27	D27	D27	D27	D27	D27	D27	D27		DD28	DD28	DD28				
138		PB-D29	11	D28	D28	D28	D28	D28	D28	D28	D28	D28		DD29	DD29	DD29				
139		PB-D30	10	D29	D29	D29	D29	D29	D29	D29	D29	D29		DD30	DD30	DD30				
140	D2	PB-D31	9	D30	D30	D30	D30	D30	D30	D30	D30	D30		DD31	DD31	DD31				
141		PB-D32	8	D31	D31	D31	D31	D31	D31	D31	D31	D31		DD32	DD32	DD32				
142	VCCINT	GND	7	D32	D32	D32	D32	D32	D32	D32	D32	D32		DD33	DD33	DD33				




Connections Between the CPLD and Other XSB Board Components															
CPLD Pin	CPLD Pin Function	Net Name	FPGA Pin	Parallel Port	Flash	SRAM	SDRAM	Ether-net Codec	USB	IDE initc.	Cmpct. Flash	Switch Button	LEDs	JF7	Prog. Osc.
1	PB-A0		83		A0	A0		SA0	FIFOADR0	DA0	A00		BAR1	23	
2	PB-D0	VCCINT	153		D0	D0	CCLK	D0	FD0	DD0	D00		LEFT-A	7	
4	PBD1		145		D1	D1	CDTI	D1	FD1	DD1	D01		LEFT-B	8	
5	PB-D2		141		D2	D2	CDTO	D2	FD2	DD2	D02		LEFT-C	9	
6	PB-D3		135		D3	D3		D3	FD3	DD3	D03		LEFT-D	10	
7	PB-D4		126		D4	D4		D4	FD4	DD4	D04		LEFT-E	11	
8	PB-D5		120		D5	D5		D5	FD5	DD5	D05		LEFT-F	12	
9	PB-D6		116		D6	D6		D6	FD6	DD6	D06		LEFT-G	13	
10	PB-D7		108		D7	D7		D7	FD7	DD7	D07		LEFT-TDP	14	
11	FLASH-CE#		57		CE#										
12	PB-OE#		125		OE#	OE#			IORD#	SLOE		OE# IO# ATA_SEL#		3	
13	GND	FPGA-TCK	207												
14	GCK1	FPGA-CS#/TDI	159												
15	GCK1	FPGA-CS#/TDI	160												
16	GCK2	FPGA-CLK	155												
17	GCK3	CPLD-CLK											XBUF		
18		FPGA-ABSY/DOUT/TMS	2												
18		FPGA-BSY//DOUT/TMS	154												
19		FPGA-WRITE#/TDO	157												
19		FPGA-WRITE#/TDO	161												
20		PP-S4	54												
21	GND				D7										
22		PP-D7			D6										
23		PP-D6			D5										
24		PP-D5			D4										
25		PP-D4													
26	VCCIO				D3										
27		PP-D3			C3										
28	TDI	PP-C3			C2										
29	TMS	PP-C2			C1#										
30	TCK	PP-C1#			D2										
31		PP-D2			D1										
32		PP-D1			D0										
33		PP-D0													
34		PP-S3			S3										
35		PP-S5			S5										
36		FPGA-M0	52												
37	VCCINT	FPGA-INIT#	107												
38		FPGA-PROGRAM#	106										S7		
39		FPGA-DONE	104												
40	GND														
41															
42		PBA18	121		A18										
43	PBA11		109		A11	A11							S5-7		
44	PBA9		101		A9	A9							S4	34	
45	PBA8		100		A8	A8							S2	32	
46	PBA13		111		A13	A13							S1	31	
47	PBA14		112		A14	A14							S5-2	36	
48	PBA17		115		A17	A17							S5-3	37	
49	PBA16		123		WE#	WE#							REG#	40	
50	PBA19		122										WE#	4	
51	PBA16		114		A16	A16							IOWR#	42	
52	PBA15		113		A15	A15							S5-5	39	
53	TDO		S7#										S5-4	38	
54	GND	VCCIO	PBA12		A12	A12							S5-1	35	
56		PBA10	102		A10	A10							S3	33	
57	PBA7		94		A7	A7							A07	30	
58	PBA6		93		A6	A6							A06	29	
59	PBA5		89		A5	A5							A05	28	
60	PBA4		88		A4	A4							A04	27	
61	PBA3		87		A3	A3							A03	26	
62	PBA2		86		A2	A2							SA2	25	
63	PBA1		84		A1	A1							SA1	24	
64													BAR2		


**B**


---

# **XSB Schematics**

The following pages show the detailed schematics for the XSB Board.








Stereo Audio Codec

TITLE: XSB-S2E

Document Number: REV:

Date: 8/07/2003 10:05:00a Sheet: 3/16




### Flash and Static RAMs


**TITLE:** XSB-S2E

**Document Number:**

**REV:**

**Date:** 8/07/2003 **10:05:00a** **Sheet:** 4/16






Synchronous DRAM


TITLE: XSB-S2E

Document Number:

REV:

Date: 8/07/2003 10:05:00a Sheet: 6/16





+3.3V C38 0.1µF GND

Circuit diagram for the +5V-AVIDOUT section:

- Input: +5V
- Component L3 is connected between the input and ground.
- Component C112 is connected between the input and ground.
- Component C45 is connected between the input and ground.
- Component C39 is connected between the input and ground.
- Component C93 is connected between the input and ground.
- Capacitor 0.1uF is connected between the input and ground.
- Capacitor 47uF is connected between the input and ground.
- Output: +5V-AVIDOUT
- Ground connection: GND


VGA Video Output

TITLE: XSB-S2E

Document Number:


100

Date: 8/07/2003 10:05:00a Sheet: 8/16



Date: 8/07/2003 10:05:00a Sheet: 9/16

Title: XSB-S2E Document Number: REV:




RS-232 Serial Interface

TITLE: XSB-S2E

Document Number:

REV:

Date: 8/07/2003 10:05:00a Sheet: 10/16




USB 2.0 Interface

TITLE: XSB-S2E


Document Number:


REV:

Date: 8/07/2003 10:05:00a Sheet: 11/16





<b>Clock Generator</b>	<b>TITLE:</b> XSB-S2E
<b>Document Number:</b>	<b>REV:</b>
<b>Date:</b> 8/07/2003 10:05:00a	<b>Sheet:</b> 12/16





### Expansion from Video Output

### Expansion from Peripheral Bus






### Expansion Connectors

**TITLE:** XSB-S2E

**Document Number:**

**REV:**

**Date:** 8/07/2003 **10:05:00a** **Sheet:** 15/16



FPGA Bypass Capacitors

TITLE: XSB-S2E

Document Number:

卷之三

• Table 4: XS40 Board pin descriptions.


<b>XS40 Pin</b>	<b>Connects to...</b>	<b>Description</b>
25	S0_R1_UF0	
26	S1_R1_UF1	
24	S2_GRFEN0	
20	S3_GRFEN1	
23	S4_RFDO	
18	S5_RFDI	
19	S6_HSYNCR	
13	C1_K	An input driven by the 100 MHz programmable oscillator
44	PC_D0	
45	PC_D1	
46	PC_D2	
47	PC_D3	
48	PC_D4	
49	PC_D5	
32	PC_D6	
34	PC_D7	
37	XTAI_1	Pin that drives the uC clock input
36	RST	Pin that drives the uC reset input
29	AI_FR	Pin that monitors the uC address latch enable
14	PSFNR	Pin that monitors the uC program store enable
7	P1_0	
8	P1_1	
9	P1_2	
6	P1_3	
77	P1_4 PC_S4	
70	P1_5 PC_S3	
66	P1_6 PC_S5	
67	P1_7 VSYNCR	
69	P3_1(TXD) PC_S6	
68	P3_4(TD) PS/2 CI_K	
62	P3_6(W/RB) WFB	
27	P3_7(RDR)	
41	P0_0(AD0) D0	
40	P0_1(AD1) D1	
39	P0_2(AD2) D2	
38	P0_3(AD3) D3	
35	P0_4(AD4) D4	
81	P0_5(AD5) D5	
80	P0_6(AD6) D6	
10	P0_7(AD7) D7	
59	P2_0(A8) A8	
57	P2_0(A9) A9	
51	P2_0(A10) A10	
56	P2_0(A11) A11	
50	P2_0(A12) A12	
58	P2_0(A13) A13	
60	P2_0(A14) A14	
28	P2_0(A15) A15	
16	A16	
3	A0	
4	A1	
5	A2	
78	A3	
79	A4	
82	A5	
83	A6	
84	A7	
61	OFR	Pin that drives the SRAM output enable
65	CFR	Pin that drives the SRAM chip enable
75	PC_S7	Pin that drives a status input pin of the PC parallel port

PC ParallelPort  
Status Inputs

PC\_S7  
PC\_S6  
PC\_S5  
PC\_S4  
PC\_S3

VGA Inputs

V SYNC  
H SYNC  
RED1  
RED0  
GREEN1  
GREEN0  
BLUE1  
BLUE0




7-SegmentLED

PC ParallelPort  
Data Outputs


PC\_D7\*  
PC\_D6\*  
PC\_D5  
PC\_D4  
PC\_D3  
PC\_D2  
PC\_D1  
PC\_D0

\* = not connected on XSP Board  
\*\* = applies to XS40+ Board

FPGA




32K/128K\*\*x8 SRAM




PS/2 Port


KB\_DATA  
KB\_CLK



XS40 Pin (J1,J3,J18)	Power/GND	DIP Switch	Push-buttons	LEDs	VGA Interface	PS/2 Interface	RAMs	Stereo Codec	8051 uC	PC Parallel Port	Oscillator	Function
2	+5V											+5V power source
3				LSB0		A0						Left LED segment; RAM address line
4				LSB1		A1						Left LED segment; RAM address line
5				LSB2		A2						Left LED segment; RAM address line
6		DIPS4					SDOUT	P1.3				DIP switch; codec serial data output; uC I/O
7		DIPS1					LCEB	P1.0				DIP switch; left RAM chip-enable, uC I/O port
8		DIPS2					RCEB	P1.1				DIP switch; right RAM chip-enable, uC I/O port
9		DIPS3					MCLK	P1.2				DIP switch; codec master clock; uC I/O port
10				DB8		D7		P0.7				LED; RAM data line; uC muxed address/data line
13									CLK			XS Board oscillator
14								PSEN				uC program store-enable
15												JTAG TDI; DIN
16												JTAG TCK; CCLK
17												JTAG TMS
18				S5	RED1							XS Board LED segment; VGA color signal
19				S6	H SYNCB							XS Board LED segment; VGA horiz. sync.
20				S3	GREEN1							XS Board LED segment; VGA color signal
23				S4	RED0							XS Board LED segment; VGA color signal
24				S2	GREEN0							XS Board LED segment; VGA color signal
25				S0	BLUE0							XS Board LED segment; VGA color signal
26				S1	BLUE1							XS Board LED segment; VGA color signal
27								P3.7 (RD_)				uC read line
28				RDPB				P2.7				Right LED decimal-point; uC I/O port
29								ALEB				uC address-latch-enable
30												Serial EEPROM chip-enable
32								PC_D6				PC parallel port data output
34								PC_D7				PC parallel port data output
35				DB5		D4		P0.4				LED; RAM data line; uC muxed address/data line
36								RST				uC reset
37				RESETB				XTAL1				Pushbutton; uC clock
38				DB4		D3		P0.3				LED; RAM data line; uC muxed address/data line
39				DB3		D2		P0.2				LED; RAM data line; uC muxed address/data line
40				DB2		D1		P0.1				LED; RAM data line; uC muxed address/data line
41				DB1		D0		P0.0				LED; RAM data line; uC muxed address/data line
44							CCLK	PC_D0				Codec control line; PC parallel port data output
45							CDIN	PC_D1				Codec control line; PC parallel port data output
46							CSB	PC_D2				Codec control line; PC parallel port data output
47								PC_D3				PC parallel port data output
48								PC_D4				PC parallel port data output
49								PC_D5				PC parallel port data output
50				RSB4		A12		P2.4				Right LED segment; RAM address line; uC I/O port
51				RSB2		A10		P2.2				Right LED segment; RAM address line; uC I/O port
52	GND											Power supply ground
54	5.0V/3.3V											5V/3.3V power supply (4000E/4000XL)
55				PROGRAM								XS40 configuration control
56				RSB3		A11		P2.3				Right LED segment; RAM address line; uC I/O port
57				RSB1		A9		P2.1				Right LED segment; RAM address line; uC I/O port
58				RSB5		A13		P2.5				Right LED segment; RAM address line; uC I/O port
59				RSB0		A8		P2.0				Right LED segment; RAM address line; uC I/O port
60				RSB6		A14		P2.6				Right LED segment; RAM address line; uC I/O port
61						OEB						RAM output-enable
62						WEB		P3.6 (WR_)				RAM write-enable; uC I/O port
65						CEB						XS Board RAM chip-enable
66		DIPS7					LRCK	P1.6	PC_S5			DIP switch; codec left-right channel switch; uC I/O port;
67		SPAREB		VSYNCB				P1.7				Pushbutton; VGA vert. sync.; uC I/O port
68						KB_CLK		P3.4 (T0)				PS/2 keyboard clock; uC I/O port
69		DIPS8				KB_DATA		P3.1 (TXD_C_S6)				DIP switch; PS/2 keyboard serial data; uC I/O port; PC parallel port status input
70		DIPS6					SDIN	P1.5	PC_S3			DIP switch; codec serial input data; uC I/O port; PC parallel port status input
71												JTAG TDI; DIN
72												JTAG TDO; DOUT
73												JTAG TCK; CCLK
75		DIPS5						PC_S7				JTAG TDO; DOUT; PC parallel port status input
77							SCLK	P1.4	PC_S4			DIP switch; codec serial I/O clock; uC I/O port; PC parallel port status input
78				LSB3		A3						Left LED segment; RAM address line
79				LSB4		A4						Left LED segment; RAM address line
80				DB7		D6		P0.6				LED; RAM data line; uC muxed address/data line
81				DB6		D5		P0.5				LED; RAM data line; uC muxed address/data line
82				LSB5		A5						Left LED segment; RAM address line
83				LSB6		A6						Left LED segment; RAM address line
84				LDPB		A7						Left LED decimal-point; RAM address line





<b>XS95 Pin</b>	<b>Connects to...</b>	<b>Description</b>
21	S0.BLUE0	
23	S1.BLUE1	
19	S2.GREEN0	
17	S3.GRFEN1	
18	S4.RFD0	
14	S5.RED1	
15	S6.HSYNCB	
24	DP.VSYNCB	
9	CLK	An input driven by the 100 MHz programmable oscillator.
46	PC.D0	
47	PC.D1	
48	PC.D2	
50	PC.D3	
51	PC.D4	
52	PC.D5	
81	PC.D6	
80	PC.D7	
10	XTAL1	Pin that drives the uC clock input
45	RST	Pin that drives the uC reset input
20	ALEB	Pin that monitors the uC address latch enable
13	PSEN.B	Pin that monitors the uC program store enable
6	P1.0.PC.C0	
7	P1.1	
11	P1.2	
5	P1.3	
72	P1.4.PC.S4	
71	P1.5.PC.S3	
66	P1.6.PC.S5	
67	P1.7	
31	P3.0(RXD)	
70	P3.1(TXD).PC.S6.KB.DATA	
69	P3.2(INTB0)	
68	P3.3(INTB1)	
26	P3.4(T0).KB.CLK	
33	P3.5(T1)	
63	P3.6(WRB).WEB	
32	P3.7(RDB)	
44	P0.0(AD0).D0	
43	P0.1(AD1).D1	
41	P0.2(AD2).D2	
40	P0.3(AD3).D3	
39	P0.4(AD4).D4	
37	P0.5(AD5).D5	
36	P0.6(AD6).D6	
35	P0.7(AD7).D7	
58	P2.0(A8).A8	
56	P2.0(A9).A9	
54	P2.0(A10).A10	
55	P2.0(A11).A11	
53	P2.0(A12).A12	
57	P2.0(A13).A13	
61	P2.0(A14).A14	
34	P2.0(A15).A15	
74	A16	
75	A0	
79	A1	
82	A2	
84	A3	
1	A4	
3	A5	
83	A6	
2	A7	
62	OEB	Pin that drives the SRAM output enable.
65	CFB	Pin that drives the SRAM chip enable.
4	FREE0	
12	FREE1	
25	FREE2	
76	FREE3	
77	FREE4	



\* = applies to XS 95+ Board

XS95 Pins (J2)	Power/GND	DIP Switch	Push-buttons	LEDs	VGA Interface	PS/2 Interface	RAMs	Stereo Codec	8051 uc	PC Parallel Port	Oscillator	Function
1				LSB0		A4						Left LED segment; RAM address line
2				LSB1		A7						Left LED segment; RAM address line
3				LSB2		A5						Left LED segment; RAM address line
4												Uncommitted XS95 I/O pin
5	DIPSW4						SDOUT	P1.3				DIP switch; codec serial data output; uC I/O
6	DIPSW1					LCEB		P1.0				DIP switch; left RAM chip-enable, uC I/O port
7	DIPSW2					RCEB		P1.1				DIP switch; right RAM chip-enable, uC I/O port
9									CLK			XS Board oscillator
10		RESETB						XTAL1				Pushbutton; uC clock
11	DIPSW3						MCLK	P1.2				DIP switch; codec master clock; uC I/O port
12												Uncommitted XS95 I/O pin
13								PSEN				uC program store-enable
14				S5	RED1							XS Board LED segment; VGA color signal
15				S6	H SYNCB							XS Board LED segment; VGA horiz. sync.
17				S3	GREEN1							XS Board LED segment; VGA color signal
18				S4	RED0							XS Board LED segment; VGA color signal
19				S2	GREEN0							XS Board LED segment; VGA color signal
20								ALEB				uC address-latch-enable
21				S0	BLUE0							XS Board LED segment; VGA color signal
23				S1	BLUE1							XS Board LED segment; VGA color signal
25												Uncommitted XS95 I/O pin
26					KB_CLK			P3.4 (T0)				PS/2 keyboard clock; uC I/O port
28												JTAG TDI; DIN
29												JTAG TMS
30												JTAG TCK; CCLK
31								P3.0 (RXD)				uC I/O port
32								P3.7 (RD_)				uC I/O port
33								P3.5 (T1)				uC I/O port
34				RDPB				P2.7				Right LED decimal-point; RAM address line; uC I/O port
35				DB8	D7			P0.7				LED; RAM data line; uC muxed address/data line
36				DB7	D6			P0.6				LED; RAM data line; uC muxed address/data line
37				DB6	D5			P0.5				LED; RAM data line; uC muxed address/data line
39				DB5	D4			P0.4				LED; RAM data line; uC muxed address/data line
40				DB4	D3			P0.3				LED; RAM data line; uC muxed address/data line
41				DB3	D2			P0.2				LED; RAM data line; uC muxed address/data line
43				DB2	D1			P0.1				LED; RAM data line; uC muxed address/data line
44				DB1	D0			P0.0				LED; RAM data line; uC muxed address/data line
45								RST				uC reset
46						CCLK		PC_D0				Codec control line; PC parallel port data output
47						CDIN		PC_D1				Codec control line; PC parallel port data output
48						CSB		PC_D2				Codec control line; PC parallel port data output
49	GND											Power supply ground
50								PC_D3				PC parallel port data output
51								PC_D4				PC parallel port data output
52								PC_D5				PC parallel port data output
53				RSB4	A12			P2.4				Right LED segment; RAM address line; uC I/O port
54				RSB2	A10			P2.2				Right LED segment; RAM address line; uC I/O port
55				RSB3	A11			P2.3				Right LED segment; RAM address line; uC I/O port
56				RSB1	A9			P2.1				Right LED segment; RAM address line; uC I/O port
57				RSB5	A13			P2.5				Right LED segment; RAM address line; uC I/O port
58				RSB0	A8			P2.0				Right LED segment; RAM address line; uC I/O port
59												JTAG TDO; DOUT
61				RSB6	A14			P2.6				Right LED segment; RAM address line; uC I/O port
62					OEB							RAM output-enable
63					WEB			P3.6 (WR_)				RAM write-enable; uC I/O port
65					CEB							XS Board RAM chip-enable
66	DIPSW7					LRCK	P1.6	PC_S5				DIP switch; codec left-right channel select; uC I/O port;
68								P3.3 (INT1_)				uC I/O port
69								P3.2 (INT0_)				uC I/O port
70	DIPSW8				KB_DATA			P3.1 (TXBC_S6				DIP switch; PS/2 keyboard serial data; uC I/O port; PC parallel port status input
71	DIPSW6					SDIN	P1.5	PC_S3				DIP switch; codec serial input data; uC I/O port; PC parallel port status input
72	DIPSW5					SCLK	P1.4	PC_S4				DIP switch; codec serial clock; uC I/O port; PC parallel port status input
74												Uncommitted XS95 I/O pin
75				LSB3	A0							Left LED segment; RAM address line
76												Uncommitted XS95 I/O pin
77												Uncommitted XS95 I/O pin
78	+5V											+5V power source
79				LSB4	A1							Left LED segment; RAM address line
80								PC_D7				PC parallel port data output
81								PC_D6				PC parallel port data output
82				LSB5	A2							Left LED segment; RAM address line
83				LSB6	A6							Left LED segment; RAM address line
84				LDPB	A3							Left LED decimal-point; RAM address line
24,67	SPAREBDP	VSYNCB						P1.7				Pushbutton; XS Board LED decimal-point; VGA horiz. sync.; uC I/O port






Appendix

**A**

---

# **xStend Schematics**

---





J18 XS40BUS[0:84]


J3



XS40BUS[0:84]


J1





XS40BUS[0:84] J2











U7D  
110

# A

## XStend + XSA Pin Connections

The following table lists the connections between the XStend Board components and the components of the XSA Board. The columns of the table are arranged as follows:

Column 1 lists the pin number for the Spartan-II FPGA on the XSA Board. It is left blank if there is no connection to the FPGA for this function. Pins marked with \* are useable as general-purpose I/O through the prototyping header; pins marked with \*\* can be used as general-purpose I/O only if the CPLD interface is reprogrammed so it doesn't drive this pin; pins with no marking cannot be used as general-purpose I/O at all.

Column 2 lists the pin number for the XC9572XL CPLD on the XSA Board. It is left blank if there is no connection to the CPLD for this function.

Column 3 lists the functions of other devices on the XSA Board that are connected to the associated FPGA and/or CPLD pin.

Column 4 lists the pin of the XSA prototyping header that is connected to the associated FPGA and/or CPLD pin.

Columns 5–7 list the pins of devices on the XStend Board that will connect to the FPGA and/or CPLD when the XSA Board is inserted into an XStend Board.

FPGA	CPLD	XSA Function	Proto. Pin	XStend V2.0 Functions		
1		+3.3V	54	+3.3V		
2	13	SPARTAN-TCK	16			
3		SDRAM-A7				
4		SDRAM-A1				
5		SDRAM-A6				
6		SDRAM-A2				
7		SDRAM-A5				
8		GND	52	GND		
9		+2.5V	22			
10		SDRAM-A3				
11		SDRAM-A4				
12*		VGA-RED0	27			
13*		VGA-RED1	28			
15*		SPARTAN-GCK3	31			
18*		SPARTAN-GCK2	1			
19*		VGA-GREEN0	29			
20*		VGA-GREEN1	32			
21*		VGA-BLUE0	33			
22*		VGA-BLUE1	34			
23*		VGA-/HSYNC	36	PUSHB4		
26*		VGA-/VSYNC	37	PUSHB3		
27*	62	FLASH-A3	50	RAM-A0	LED2-B	IDE_DMARQ
28*	63	FLASH-A2, *PARPORT-S5	51	RAM-A10	LED2-E	/USB_INT
29*	64	FLASH-A1, *PARPORT-S4	56	RAM-A11	LED2-G	USB_SUSPEND
30*	19	SPARTAN-/WRITE	69		DIPSW1	
31*	15	SPARTAN-CS	68			/IDE_RESET
32	15*	SPARTAN-TDI	15			
34	19*	SPARTAN-TDO	30			
37	16	SPARTAN-CCLK	73			
38*	18	SPARTAN-DOUT/BSY	45	RAM-A1	LED2-DP	/IDE_DMACK
39*	2	FLASH-D0,DIN/D0,LED-S1	71	RAM-A16	BARLED-9	IDE_IORDY
40*	1	FLASH-A0, *PARPORT-S3	57	RAM-A9	LED2-C	IDE_INTRQ
41*	11	FLASH-/CE	65			
42**	57	FLASH-A10, *PARPORT-D2	58	RAM-A8	LED2-F	IDE_D8
43**	12	FLASH-/OE, *PARPORT-D7	61	/RAM-OE		IDE_D9
44*	4	FLASH-D1,LED-DP	40	RAM-D6	BARLED-2	IDE_D1
46*	5	FLASH-D2,LED-S4	39	RAM-D5	BARLED-3	IDE_D2
47**	43	FLASH-A11, *PARPORT-D3	59	RAM-A13	LED2-D	IDE_D10
48**	44	FLASH-A9, *PARPORT-D1	60	RAM-A15	LED2-A	IDE_D11
49*	6	FLASH-D3,LED-S6	38	RAM-D4	BARLED-4	IDE_D3
50**	45	FLASH-A8, *PARPORT-D0	78	RAM-A14	LED1-G	IDE_D12
51**	46	FLASH-A13, *PARPORT-D5	79	RAM-A12	LED1-B	IDE_D13
54*	47	FLASH-A14,DIPSW1A	82	RAM-A7	LED1-F	/IDE_CS0
56*	48	FLASH-A17,DIPSW1D	83	RAM-A6	LED1-A	/IDE_CS1
57*	7	FLASH-D4,LED-S5	35	RAM-D3	BARLED-5	IDE_D4
58**	49	FLASH-/WE, *PARPORT-D6	62	/RAM-WE	DIPSW2	IDE_D14
59*	50	FLASH-/RESET	66	AUDIO_LRCK	BARLED-10	
60*	8	FLASH-D5,LED-S3	80	RAM-D0	BARLED-7	IDE_D6,RS232_RD
62*	9	FLASH-D6,LED-S2	81	RAM-D1	BARLED-6	IDE_D5, RS232_CTS
63*	51	FLASH-A16,DIPSW1C	84	RAM-A5	LED1-DP	IDE_DA2
64*	52	FLASH-A15,DIPSW1B	3	RAM-A4	LED1-D	IDE_DA0
65**	56	FLASH-A12, *PARPORT-D4	4	RAM-A3	LED1-C	IDE_D15
66*	58	FLASH-A7	5	RAM-A2	DIPSW5	IDE_DA1
67*	10	FLASH-D7,LED-S0	10	RAM-D2	BARLED-8	IDE_D7
68*	38	SPARTAN-/INIT	41	RAM-D7	BARLED-1	IDE_D0
69	39	SPARTAN-/PROGRAM	55		PUSHB1	
72	40	SPARTAN-DONE	53			
74*	61	FLASH-A4	70	AUDIO_SDTI	DIPSW3	
75*	60	FLASH-A5	77	AUDIO_SCLK	DIPSW4	
76*	59	FLASH-A6	6	AUDIO_SDTO	LED1-E	
77*			9	AUDIO_MCLK	DIPSW6	
78*		PARPORT-S6	67		PUSHB2	
79*			7	/RAM_CE	DIPSW8	
80*			8		DIPSW7	RS232_RTS
83*			18			RS232_TD
84*			19			USB_SCL
85*			20			USB_SDA
86*			23			/IDE_DIOR


FPGA	CPLD	XSA Function	Proto. Pin	XStend V2.0 Functions	
87*			24		/IDE_DIOW
88	42	MASTER_CLK	13	MASTER_CLK	
91		SDRAM-CLK			
93*		PS2-DATA,PUSHBUTTON	25		
94*		PS2-CLK	26		
95		SDRAM-Q0			
96		SDRAM-Q15			
99		SDRAM-Q1			
100		SDRAM-Q14			
101		SDRAM-Q2			
102		SDRAM-Q13			
103		SDRAM-Q3			
106		SPARTAN-M2	12		
109	36	SPARTAN-M0	14		
111		SPARTAN-M1	21		
112		SDRAM-Q12			
113		SDRAM-Q4			
114		SDRAM-Q11			
115		SDRAM-Q5			
116		SDRAM-Q10			
117		SDRAM-Q6			
118		SDRAM-Q9			
120		SDRAM-Q7			
121		SDRAM-Q8			
122		SDRAM-QML			
123		SDRAM-/WE			
124		SDRAM-QMH			
126		SDRAM-/CAS			
129		SDRAM-CLK			
130		SDRAM-/RAS			
131		SDRAM-CKE			
132		SDRAM-/CS			
133		SDRAM-A12			
134		SDRAM-BA0			
136		SDRAM-A11			
137		SDRAM-BA1			
138		SDRAM-A9			
139		SDRAM-A10			
140		SDRAM-A8			
141		SDRAM-A0			
142	18*	SPARTAN-TMS	17		
	30	PARPORT-C1,CPLD-TCK			
	29	PARPORT-C2,CPLD-TMS			
	28	PARPORT-C3,CPLD-TDI			
	33	PARPORT-D0			
	32	PARPORT-D1			
	31	PARPORT-D2			
	27	PARPORT-D3			
	25	PARPORT-D4			
	24	PARPORT-D5			
	23	PARPORT-D6			
	22	PARPORT-D7			
	34	PARPORT-S3			
	20	PARPORT-S4			
	35	PARPORT-S5			
	53	PARPORT-S7,CPLD-TDO			
	17	PROG-OSC			
			64	Osc-In	USB_CLKOUT


**B**


---

# XSA Schematics

The following pages show the detailed schematics for the XSA Board.








REV: Sheet: 3/7

TITLE: XST-2

Document Number: Sheet: 3/7

Date: 9/20/2002 02:54:02p Sheet: 3/7




RS-232 and USB Interfaces

TITLE: XST-2

Document Number:

REV:

Date: 9/20/2002 02:54:02p Sheet: 4/7




SRAM

TITLE: XST-2

Document Number:


REV:

Date: 9/20/2002 02:54:02p Sheet: 5/7



Power  
TITLE: XST-2  
Document Number:  
Date: 9/20/2002 02:54:02p Sheet: 6/7

REV:



IDE Interface

TITLE: XST-2

Document Number:

REV:

Date: 9/20/2002 02:54:02p Sheet: 7/7

# A

---

# XSV Pin Connections

The following tables list the pin numbers of the Virtex FPGA and the XC95108 CPLD along with the pin names of the other chips that they connect to. These connections correspond with the pin assignments in the user-constraint files VIRTEX.UCF and CPLD.UCF.




















**B**


---


# XSV Schematics


The following pages show the detailed schematics for the XSV Board.





COMPANY:	XESS Corp.		
TITLE:	XSV Board Virtex FPCGA		
DRAWN BY:	DATE D/B:	CODE:	SIZE:
CHECKED:	DATE D/B:		DRAWING NO.:
QUALITY CONTROL:	DATE D/B:		REV:
RELEASED:	DATE D/B:		SHEET: 1
		SCALE:	












REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:





**A**

COMPANY: XESS Corp.


TITLE: XSV Board  
stereo audio I/O section

DRAWN:	DATED:	CODE:      SIZE:      DRAWING NO:	REV:
CHECKED:	DATED:		
QUALITY CONTROL:		DATED:	1.1
RELEASED:	DATED:		
SCALE:		SHEET: 7	





COMPANY: XESS Corp.					
TITLE: XSV Board USB interface section					
DRAWN:	DATED:	CODE:	SIZE:	DRAWING NO:	REV:
CHECKED:	DATED:				
QUALITY CONTROL:	DATED:				
RELEASED:	DATED:				
				SCALE:	SHEET: 9
A					



1

2

3

4

5

6

D


D

C

B

A

A





REVISION RECORD			
LTR	ECO NO.	APPROVED:	DATE:


REVISION RECORD			
LTR	ECO NO.	APPROVED:	DATE:

REVISION RECORD			
LTR	ECO NO.	APPROVED:	DATE:


REVISION RECORD			
LTR	ECO NO.	APPROVED:	DATE:







REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



A		 <p><b>Cooling Fan Connector</b></p>																																	
		<p><b>XSV Board power input &amp; regulation</b></p> <table border="1"> <tr> <td>DRAWN:</td> <td>DATED:</td> <td>CODE:</td> <td>SIZE:</td> <td>DRAWING NO.:</td> <td>REV:</td> </tr> <tr> <td>CHECKED:</td> <td>DATED:</td> <td colspan="2"></td> <td colspan="2"></td> </tr> <tr> <td>QUALITY CONTROL:</td> <td>DATED:</td> <td colspan="2"></td> <td colspan="2"></td> </tr> <tr> <td>RELEASED:</td> <td>DATED:</td> <td colspan="2"></td> <td colspan="2"></td> </tr> <tr> <td colspan="2"></td> <td>SCALE:</td> <td colspan="3">SHEET: 15</td> </tr> </table>				DRAWN:	DATED:	CODE:	SIZE:	DRAWING NO.:	REV:	CHECKED:	DATED:					QUALITY CONTROL:	DATED:					RELEASED:	DATED:							SCALE:	SHEET: 15		
DRAWN:	DATED:	CODE:	SIZE:	DRAWING NO.:	REV:																														
CHECKED:	DATED:																																		
QUALITY CONTROL:	DATED:																																		
RELEASED:	DATED:																																		
		SCALE:	SHEET: 15																																
COMPANY:	XESS Corp.																																		
TITLE:	XSV Board power input & regulation																																		