目录

一.诣	果程设计的目的及要求	3
	1.1 目的	3
	1.2 要求	
— <i>h</i>	上理器的设计思想和设计内容	
⊸. ∧	2.1 数据通路	
	2.2 核心功能部件及其说明	
	2.2.1 指令计数器 PC	
	2.2.2 内存 memory	
	2.2.3 控制器 control	
	2.2.4 通用寄存器组 registers	5
	2.2.5 指令扩展器件 sign extend	6
	2.2.6 ALU 控制器 alu control	6
	2.2.7 ALU	
	2.2.8 复用器 mux	
	2.2.9 加法器 adder	
	2.2.10 移位器 shifter	
	2.2.10 存世報 sinter 2.2.11 指令存储器 instruction memory	
	= *	
_	2.3 CPU 总架构	
三.	设计处理器的结构和实现方法	
	3.1 总体结构	
	3.2 主要实现思想	9
	3.3 元件接口定义	9
	3.3.1 PC	9
	3.3.2 control	9
	3.3.3 memory	
	3.3.4 registers	
	3.3.5 sign_extend	
	3.3.6 alu_control	
	3.3.7 ALU	
	3.3.8 mux	
	3.3.9 adder	
	3.3.10 shifter	
	3.3.11 instruction_memory	
四.	模型机的指令系统	
	4.1MIPS 指令格式说明	.12
	4.2 指令划分	
	4.3 支持指令的详细说明	.13
	4.3.1 addi	.13
	4.3.2 beq	.13
	4.3.3 bne	.14
	4.3.4 jal	.14
	4.3.5 lw	.14
	4.3.6 sw	
	4.3.7 addu	
	4.3.8 and	
	4.3.9 or	
	4.3.10 slt	
五.	处理器的状态跳转操作过程	
	5.1 周期划分	.16
	5.1.1 取指令周期(IF)	.16

	5.1.2 指令译码/读寄存器周期(ID)	.16
	5.1.3 执行/有效地址计算周期(EX)	.16
	5.1.4 存储器访问/分支完成周期(MEM)	.17
	5.1.5 写回周期(WB)	
	5.2 微操作	
	5.2.1 取指令周期(IF)	
	5.2.2 指令译码/读寄存器周期(ID)	
	5.2.3 执行/有效地址计算周期(EX)	
	5.2.4 存储器访问/分支完成周期(MEM)	
	5.2.5 写回周期(WB)	
	5.3 状态转移图	
	5.4 节拍的划分	
	5.5 状态转移对应的操作	
六.	主要部件的 VHDL 代码实现	
,	6.1 adder.vhd.	
	6.2 alu.vhd	.20
	6.3 alu_control.vhd	
	6.4 control.vhd	
	6.5 instruction_memory.vhd	
	6.6 main.vhd	
	6.7 memory.vhd	
	6.9 pc.vhd	
	6.10 registers.vhd	
	6.11 shifter.vhd	
	6.12 sign extend.vhd	
七.	模型机在 Quartus II 环境下的应用	.38
八.	仿真波形	.38
	8.1 核心部件仿真	.38
	8.1.1 adder 模块	.38
	8.1.2 alu 模块:	.38
	8.1.3 Memory 模块	.39
	8.1.4 Mux 模块	.39
	8.1.5 PC 模块	.40
	8.1.6 Registers 模块	.40
	8.1.7 sign extend 模块	
	8.2 总仿真	.41
	8.2.1 测试用例	.41
	8.2.2 仿真波形	
九.	总结反思	
参考	· 文献	.44

一.课程设计的目的及要求

1.1 目的

- 1. 掌握 CPU 与内存数据交换的方法。
- 2. 学会指令格式的设计与用汇编语言编写简易程序。
- 3. 能够使用 VHDL 硬件描述语言在 Quartus II 软件环境下完成 CPU 模型机的设计。


1.2 要求

- 1. 处理器应支持 MIPS-Litel 指令集。
- 2. MIPS-Lite1 = {addu, subu, ori, lw, sw, beq, jal}.
- 3. 所有运算类指令均可以不支持溢出。
- 4. 处理器为多周期设计。
- 5. 多周期处理器由 datapath (数据通路)和 controller (控制器)组成。
- 6. 数据通路应至少包括如下 module: PC(程序计数器)、、RF(通用寄存器组,也称为寄存器文件、寄存器堆)、ALU(算术逻辑单元)、EXT(扩展单元)、IM(指令存储器)、DM(数据存储器)等。

二.处理器的设计思想和设计内容

2.1 数据通路

CPU 结构数据通路如图 2-1




(图 2-1)

2.2 核心功能部件及其说明

2.2.1 指令计数器 PC

功能: 指向下一条指令的程序计数器


RTL: 图 2-2-2



2.2.2 内存 memory


功能:内存模块,用于模拟计算机的 RAM,容量量为 128byte。

RTL: 图 2-2-2



2.2.3 控制器 control


功能: 主控制模块,用于解析操作码,发送控制信号



(图 2-2-3)

2.2.4 通用寄存器组 registers


功能: 32bit*32 个通用寄存器组



2.2.5 指令扩展器件 sign_extend

功能: 扩展模块, 16 位变 32 位

RTL: 图 2-2-5




(图 2-2-5)

2.2.6 ALU 控制器 alu_control

功能: ALU 专用的小型控制模块,用于从总控制模块中接收分离出来的操作指令,将其发送给 ALU 执行相应的运算操作。


RTL: 图 2-2-6



(图 2-2-6)

2.2.7 ALU

功能: ALU 模块, 支持加、减、OR、AND、NOT 等常规操作




(图 2-2-7)

2.2.8 复用器 mux

功能:简单的复用器,2选1


RTL: 图 2-2-8



(图 2-2-8)

2.2.9 加法器 adder


功能:一个独立的加法器,因为计算机在实际执行的过程中更多的执行的是加法指令,将加法部件从 ALU 独立出来,主要是为了提高数据处理速度。



(图 2-2-9)

2.2.10 移位器 shifter

功能:移位器。 RTL:图 2-2-10




(图 2-2-10)

2.2.11 指令存储器 instruction_memory

功能: 这是一个内存装载模块,用于测试的时候将测试文件 instructions.txt 装载到模拟内存 instruction_memory.vhd

2.3 CPU 总架构

CPU 总体结构如图 2-3



(图 2-3)

三. 设计处理器的结构和实现方法

3.1 总体结构

CPU 总线宽度位 32 位。5 周期非流水结构。包含 32 个通用寄存器组,通用寄存器组总容量 128byte。运行标准 MIPS 编码格式指令。支持 10 种指令(addi,beq,bne,jal,lw,sw,addu,and,and,or,slt)。支持直接寻址,立即寻址,变址寻址,寄存器寻址四种寻址方式。

3.2 主要实现思想

- (1) 我们这次分成很多的小模块,这样实现起来 debug 很快,因为代码分离了,所以更改起来也会更加方面,可以看到模块化的思想很重要;
- (2) 我们需要一个主模块将所有的子模块通过连线囊括起来,这个主模块有两个输入<1. CLK 时钟, 2. Reset 重置信号>,在整个系统中,这个主模块起到一个提供数据通路(也就是图中所看到的一些线路)的角色。

3.3 元件接口定义

3.3.1 PC

表 3-3-1

•			
信号名称	宽度	方向 (I/0)	含义
ck	-	Ι	时钟信号
address_to_load	32	Ι	读指令地址
current_address	32	0	输出指令地址

3.3.2 control

表 3-3-2

,,,,			
信号名称	宽度	方向 (I/0)	含义
opcode	6	Ι	操作码输入
reg_dest	1	0	寄存器片选
jump	1	0	跳转信号
branch	1	0	分支信号
mem_read	1	0	主存读使能
mem_to_reg	1	0	主存-寄存器使能
mem_write	1	0	主存写使能
alu_src	1	0	ALU 使能
reg_write	1	0	寄存器写使能

alu op	2	О	ALU 操作码

3.3.3 memory

表 3-3-3

信号名称	宽度	方向 (I/0)	含义
address	32	Ι	地址
write_data	32	I	写入数据
MemWrite	1	I	写使能
MemRead	1	I	读使能
ck	-	I	时钟信号
read_data	32	0	读出数据

3.3.4 registers

表 3-3-4

信号名称	宽度	方向 (I/0)	含义
ck	-	Ι	时钟信号
reg_write	1	Ι	寄存器写使能
read_reg_1	5	Ι	寄存单元选择
read_reg_2	5	Ι	寄存单元选择
write_data	32	Ι	写入数据
read_data_1	32	0	读出数据 1
read_data_2	32	0	读出数据 2

3.3.5 sign_extend

表 3-3-5

信号名称	宽度	方向 (I/0)	含义
X	16	Ι	16 位输入
У	32	О	32 位输出

3.3.6 alu_control

表 3-3-6

信号名称	宽度	方向 (I/0)	含义
funct	6	Ι	来自操作码的6位操作信
			号

alu_op	2	Ι	ALU 操作码
alu_control_fuct	4	О	对应 ALU 操作的信号

3.3.7 ALU

表 3-3-7

信号名称	宽度	方向 (I/0)	含义
in_1	32	Ι	操作数 1
in_2	32	Ι	操作数 2
alu_control_fuct	4	Ι	ALU 功能选择
Zero	1	0	判0输出
alu_result	32	0	运算结果

3.3.8 mux

表 3-3-8

信号名称	宽度	方向 (I/0)	含义
X	n	Ι	多路数据选择器 n 选 1
у	n	Ι	
S	1	Ι	
Z	n	0	

3.3.9 adder

表 3-3-9

,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			
信号名称	宽度	方向 (I/0)	含义
X	32	Ι	操作数1
у	32	Ι	操作数 2
Z	32	0	结果输出

3.3.10 shifter

表 3-3-10

信号名称	宽度	方向 (I/0)	含义
X	n1	I	逻辑左移
у	n2	0	

3.3.11 instruction memory

表 3-3-11

信号名称	宽度	方向 (I/0)	含义
read_address	32	Ι	读入一条指令
instruction	32	0	输出当前指令
last_instr_address	32	0	下一条指令地址

四. 模型机的指令系统


4.1MIPS 指令格式说明

在本次课程设计中,在数据类型上只支持整数类型,在指令格式上直接 R、I 和 J 型指令。以下是对三型指令的简介:

- (1) R(register)类型的指令从寄存器组中读取两个源操作数,计算结果写回寄存器组。
- (2) I (immediate) 类型的指令使用一个 16 位的立即数作为一个源操作数。
- (3) J(jump)类型的指令使用一个26位立即数作为跳转的目标地址。
 - <1> op 表示指令操作码。
 - <2> rs 为源操作数的寄存器号。
 - <3> rd 为目的寄存器号, RT 既可为源寄存器号, 也可为目的寄存器号。
- (4) funct 可认为是扩展的操作码。
- (5) shamte 由移位指令使用,定义移位位数。
- (6) Immediate 是 16 位立即数,根据指令需求进行无符号或有符号扩展。
- (7) Address 是 26 位立即数,由 J 型指令使用,用于产生跳转的目的地址。

4.2 指令划分

MIPS 指令集中 I、R、J 三类指令的划分如图 4-2



4.3 支持指令的详细说明

总共支持 10 条标准 MIPS 编码的指令。详细见下:

4.3.1 addi

指令格式: addi \$1,\$2,100->\$1=\$2+100

指令说明: rt <- rs + (sign-extend)immediate ; 其中 rt=\$1, rs=\$2

编码方式:

3	3	2 9	2 8	2 7	2 6	2 5	2 4	2 3	2 2	2	2 0	1 9	1 8	1 7	1 6	1 5	1 4	1 3	1 2	1 1	1 0	9	8	7	6	5	4	3	2	1	0
OP					I	rs					rt					im	med	iat	е												

4.3.2 beq

指令格式: beq \$1,\$2,10-> if(\$1==\$2) goto PC+4+40

指令说明: if (rs == rt) PC <- PC+4 + (sign-extend)immediate<<2

编码方式:

		/1-		. • .	•																										
3	3	2	2	2	2	2	2	2		2	2	1	1	1	1	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0
1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0										

OP	rs	rt	immediate

4.3.3 bne

指令格式: bne \$1,\$2,10-> if(\$1!=\$2) goto PC+4+40

指令说明: if (rs != rt) PC <- PC+4 + (sign-extend)immediate<<2

编码方式:

3	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0
1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0										
0	P	1				rs					rt					im	med	iat	е					1		1	1	1	1	1	

4.3.4 jal

指令格式: jal 10000->\$31<-PC+4 goto 10000

指令说明: \$31<-PC+4; PC <- (PC+4)[31..28], address, 0, 0; address=10000/4

编码方式:

		/1-	• • •	. • -	•																										
3	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0
1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0										
op			l			ad	dre	SS							l															I.	

4.3.5 lw

指令格式: 1w \$1,10(\$2)-> \$1=memory[\$2+10]

指令说明: rt <- memory[rs + (sign-extend)immediate] ; rt=\$1,rs=\$2

编码方式:

	2 2 9 8	_	2 7	2 6	2 5	2 4	2 3	2 2	2 1	2 0	1 9	1 8	1 7	1 6	1 5	1 4	1 3	1 2	1 1	1 0	9	8	7	6	5	4	3	2	1	0
OP					rs					rt					im	med	iat	е												

4.3.6 sw

指令格式: sw \$1,10(\$2)-> memory[\$2+10]=\$1

指令说明: memory[rs + (sign-extend)immediate] <- rt ; rt=\$1, rs=\$2

编码方式:

3	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0
1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0										
OF)	•				rs			•		rt		•	•	•	im	med	iat	e										•	1	

4.3.7 addu

指令格式: addu \$1,\$2,\$3->\$1=\$2+\$3

指令说明: rd <- rs + rt ; 其中 rs=\$2, rt=\$3, rd=\$1, 无符号数

编码方式:

3	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0
1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0										
O]	p					rs					rt					rd					sh	amt	,			fu	ınc				

4.3.8 and

指令格式: and \$1,\$2,\$3->\$1=\$2 & \$3

指令说明: rd <- rs & rt ; 其中 rs=\$2, rt=\$3, rd=\$1

编码方式:

3 3 2 2 2 2 1 0 9 8 7 6	2 2 2 2 2 5 4 3 2 1	2 1 1 1 1 0 9 8 7 6	1 1 1 1 1 5 4 3 2 1	1 9 8 7 6	5 4 3 2 1 0
ор	rs	rt	rd	shamt	func

4.3.9 or

指令格式: or \$1,\$2,\$3->\$1=\$2 | \$3

指令说明: rd <- rs | rt ; 其中 rs=\$2, rt=\$3, rd=\$1

编码方式:

3	3	2	2	2	2	2	2	2		2	2	1	1	1	1	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0
1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0										
op						rs					rt					rd					sh	amt	-			fu	ınc				

4.3.10 slt

指令格式: slt \$1,\$2,\$3-> if(\$2<\$3) \$1=1 else \$1=0

指令说明: if (rs < rt) rd=1 else rd=0; 其中 rs=\$2, rt=\$3, rd=\$1

编码方式:

3 1	3	2 9	2 8	2 7	2 6	2 5	2 4	2 3	2 2	2	2 0	1 9	1 8	1 7	1 6	1 5	1 4	1 3	1 2	1 1	1 0	9	8	7	6	5	4	3	2	1	0
op						rs					rt					rd					sh	amt	-			fu	inc		<u> </u>		

五. 处理器的状态跳转操作过程

5.1 周期划分

5.1.1 取指令周期(IF)

以程序计数器 PC 中的内容作为地址,从存储器中取出指令并放 入指令寄存器 IR;同时 PC 值加 4 (假设每条指令占 4 个字节),指向顺序的下一条指令。

5.1.2 指令译码/读寄存器周期(ID)

根据标准 MIPS 指令编码格式对指令进行译码,并用 IR 中的寄存器地址去访问通用寄存器组,读出所需的操作数。

5.1.3 执行/有效地址计算周期(EX)

在这个周期,ALU 对在上一个周期准备好的操作 数进行运算或处理。不同指令所进行的操作不同。

5.1.4 存储器访问/分支完成周期(MEM)

load 指令用上一个周期计算出的有效地址从存储器中读出相应的数据; store 指令把指定的数据写入这个有效地址所指出的存储器单元; 分支指令若分支成功就把钱一个周期中计算好的转移目标地址送入 PC, 否则不进行任何操作; 其他类型的指令在该周期不做任何操作。

5.1.5 写回周期(WB)

把结果写入通用寄存器组。

5.2 微操作

5.2.1 取指令周期 (IF)

IR←Mem[PC]

NPC←PC+1

以 PC 中的值从指令 cache 中取出一条指令,放入指令寄存器 IR;同时 PC 值加 1,然后放入 NPC,这时 NPC 中的值为顺序的下调指令的地址。

5.2.2 指令译码/读寄存器周期(ID)

A←Regs[rs]

B←Regs[rt]

imm ← ((IR16)16##IR16..31)

对指令进行译码,并以指令中的 rs 和 rt 字段作为地址访问通用寄存器组,将读出的数据让如 A 和 B 寄存器中。同时 IR 的低 16 位进行有符号或者无符号扩展,然后存入 Imm 寄存器

5.2.3 执行/有效地址计算周期(EX)

① LW 和 SW 指令

ALUo←A+Imm

ALU 将操作数相加形成有效地址,并存入临时寄存器 ALUo

② R-TYPE

ALUo←Afunct B

ALU 根据 funct 字段指出的操作类型对 A 和 B 中的数据进行运算,并将结果存入 ALUo

③I-TYPE

ALUo←A op Imm

ALU 根据操作码 op 指出的操作类型对 A 和 Imm 中的数据进行运算,并将结果存入 ALUo

④分支指令 ALUo←NPC+Imm ALU 将临时寄存器 NPC 和 Imm 中的值相加得到转移目标的地址,存入 ALUo

5.2.4 存储器访问/分支完成周期(MEM)

①LW 和 SW 指令

LW: LMD←Mem[ALUo]

即从存储器中读出相应数据,放入临时寄存器 LMD 中

SW: Mem[ALUo] ←B

即把B中数据写入存储器

②分支指令

If (cond) PC←ALUo else PC←NPC

若 cond 中的内容为真,则将 ALUo 中的转移目标地址放入 PC,否则 PC+1。

5.2.5 写回周期(WB)

① R-TYPE
Regs[rd]←ALUo


② I-TYPE

Regs[rt]←ALUo

③LW 指令 Regs[rt]←LMD


5.3 状态转移图

具体的状态转移图如图 5-3



5.4 节拍的划分

由于指令是变长的, 所以并没有固定的指令周期, 但前三个周期是一样的。如图 5-4



(图 5-4)

5.5 状态转移对应的操作

处理器的状态跳转操作过程

表 5-5

周期名称	R类指令		分支指令								
)-i) 79) 1-1-1/1/			· ·								
	-		OP= "beqz"								
IF	操作: IR←IN	M[PC]									
	PC+4	4									
	控制型号:IRWrite=1										
ID	操作: A<-Re	egs[rs]									
	B<-F	Regs[rt]									
	Imm<-	(IR 按符号位扩展为 32 f	立})								
	控制信号:不需要										
EX	操作:	操作:	操作:								
	ALUo<-A funct I	B ALUoo<-A+imm	ALUo<-PC + (imm<<2)								
	控制信号:	控制信号:	Cond<-(A==0)								
	ALUSrcA=1	ALUSrcA=1	控制信号:								
	ALUSrcB=00	ALUSrcB=01	ALUSrcA=0								
	ALUOp=10	ALUOp=00	ALUSrcB=10								
			ALUOp=00								
MEM	操作:	load 指令:	操作:								
	Regs[rd]←ALUo	操作;	If (cond&Branch)								
	控制信号:	LMD<-DM[ALUo]	PC<-ALUo								
	DMtoReg=0	控制信号:	Else								
	RegDst=1	DMRead=1	PC<-PC+4								
	RegWrite=1	PCWrite=1	控制信号:								

	PCWrite=1	Store 指令:	Branch=1
		操作:	PCWrite=1
		DM[ALUo]<-B	
		控制信号:	
		DMWrite=1	
		PCWrite=1	
WD		操作:	
		load 指令:	
		Regs[rt]←LMD	
		控制信号:	
		DMtoReg=1	
		RegDst=0	
		RegWrite=1	

六. 主要部件的 VHDL 代码实现

6.1 adder.vhd

```
--加法器,32bit
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity adder is
    port (
        x,y: in std_logic_vector(31 downto 0);
        z: out std_logic_vector(31 downto 0)
    );
end entity;
architecture beh of adder is
    begin
    z <= x+y;
end beh;
```

6.2 alu.vhd

```
--ALU library IEEE; use IEEE.std logic 1164.all;
```

```
use IEEE.std_logic arith.all;
use ieee.std logic unsigned.all;
entity alu is
    port (
        in 1, in 2: std logic vector(31 downto 0);
        alu control fuct: in std logic vector(3 downto 0);--功能选择
        zero: out std logic;--判零输出
        alu result: out std logic vector(31 downto 0)
    );
end alu;
architecture beh of alu is
    signal and op: std logic vector(3 downto 0):= "0000";--and
    signal or op: std logic vector(3 downto 0):= "0001";--or
    signal add: std logic vector(3 downto 0):= "0010";--+
    signal subtract not equal: std logic vector(3 downto 0):= "0011";--=
    signal subtract: std logic vector(3 downto 0):= "0110";---
    signal set on less than: std logic vector(3 downto 0):= "0111";
    begin
    alu result <= in 1 + in 2 when(alu control fuct=add) else
                     in 1 - in 2 when(alu control fuct=subtract or alu control fuct=subtract not equal) else
                     in 1 and in 2 when(alu control fuct=and op) else
                     in 1 or in 2 when(alu control fuct=or op) else
                     in 1 < \text{in } 2) else
                     zero <= '1' when(in 1/=in 2 and alu control fuct=subtract not equal) else
            '0' when(in 1=in 2 and alu control fuct=subtract not equal) else
            '1' when(in 1=in 2) else
            '0';
end beh;
6.3
      alu control.vhd
```

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity alu_control is
```

```
port (
         funct: in std logic vector(5 downto 0);
         alu op: in std logic vector(1 downto 0);
         alu control fuct: out std logic vector(3 downto 0)
    );
end alu control;
architecture beh of alu control is
    signal and op: std logic vector(3 downto 0):= "0000";
    signal or op: std logic vector(3 downto 0):= "0001";
    signal add: std logic vector(3 downto 0):= "0010";
    signal subtract not equal: std logic vector(3 downto 0):= "0011";
    signal subtract: std_logic_vector(3 downto 0):= "0110";
    signal set on less than: std logic vector(3 downto 0):= "0111";
    begin
    alu control fuct <= add when(alu op="00" or (alu op="10" and funct="100000")) else
                            subtract when(alu op="01" or (alu op="10" and funct="100010")) else
                            subtract not equal when(alu op="11") else
                            and op when(alu op="10" and funct="100100") else
                            or op when(alu op="10" and funct="100101") else
                            set on less than when(alu op="10" and funct="101010") else
                             "0000";
```

end beh;

6.4 control.vhd

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity control is
   port (
        opcode: in std_logic_vector(5 downto 0);
        reg_dest, jump, branch, mem_read, mem_to_reg, mem_write, alu_src, reg_write:
out std_logic;
        alu_op: out std_logic_vector(1 downto 0)
    );
end control;
architecture beh of control is
```

begin

-- The consequences of vhdl syntax

-- R-types addi beq bne jump lw sw

 $reg_dest <= '1' \ when \ opcode="000000" \ else '0' \ when \ opcode="001000" \ else '0' \ when \ opcode="000100" \ else '0' \ when \ opcode="000101" \ else '0' \ when \ opcode="101011" \ else '0';$

jump \leq '0' when opcode="000000" else '0' when opcode="001000" else '0' when opcode="001000" else '0' when opcode="000101" else '1' when opcode="000010" else '0' when opcode="100011" else '0' when opcode="101011" else '0';

branch \leq '0' when opcode="000000" else '0' when opcode="001000" else '1' when opcode="000100" else '1' when opcode="000101" else '0' when opcode="000010" else '0' when opcode="101011" else '0';

mem_read <= '0' when opcode="000000" else '0' when opcode="001000" else '0' when opcode="000100" else '0' when opcode="000101" else '0' when opcode="000010" else '1' when opcode="100011" else '0' when opcode="101011" else '0';

 $\label{eq:mem_to_reg} $$ \mbox{ mem_to_reg <= '0' when opcode="000000" else '0' when opcode="001000" else '0' when opcode="000101" else '0' when opcode="000101" else '0' when opcode="100011" else '0' when opcode="101011" else '0';$

 $\label{eq:mem_write} $$ = '0' \text{ when opcode} = "000000" \text{ else '0' when opcode} = "001000" \text{ else '0'} $$ when opcode = "000100" \text{ else '0' when opcode} = "000101" \text{ else '0' when opcode} = "000010" \text{ else '0' when opcode} = "100011" \text{ else '0' };$

alu_src <= '0' when opcode="000000" else '1' when opcode="001000" else '0' when opcode="000100" else '0' when opcode="000101" else '0' when opcode="000010" else '1' when opcode="100011" else '1' when opcode="101011" else '0':

 $reg_write <= '1' \ when \ opcode="000000" \ else '1' \ when \ opcode="001000" \ else '0' \ when \ opcode="000101" \ else '0' \ when \ opcode="000101" \ else '0' \ when \ opcode="101011" \ else '0';$

alu_op <= "10" when opcode="000000" else "00" when opcode="001000" else "01" when opcode="000100" else "11" when opcode="000101" else "00" when opcode="000010" else "00" when opcode="100011" else "00" when opcode="101011" else "00";

end beh;

6.5 instruction_memory.vhd

library IEEE; use IEEE.std_logic_1164.all;

```
use IEEE.numeric std.all;
use STD.textio.all; -- Required for freading a file
entity instruction memory is
  port (
    read_address: in STD_LOGIC_VECTOR (31 downto 0);
    instruction, last instr address: out STD LOGIC VECTOR (31 downto 0)--输出当前指令和下一条指
令的地址
  );
end instruction memory;
architecture behavioral of instruction memory is
  -- 指令寄存器大小 128 byte: 32bit(4byte)*32 行
  type mem array is array(0 to 31) of STD LOGIC VECTOR (31 downto 0);
  signal data mem: mem array := (
    "000000000000000000000000000000", -- initialize data memory
    "000000000000000000000000000000000", -- mem 1
    "00000000000000000000000000000000000",
    "000000000000000000000000000000000", -- mem 10
    "00000000000000000000000000000000000",
    "000000000000000000000000000000000", -- mem 20
```

```
"00000000000000000000000000000000000",
    "00000000000000000000000000000000000",
    "00000000000000000000000000000000", -- mem 30
    );
begin
-- 从指令文件中读取指令进内存
process
    file file pointer: text;
    variable line_content : string(1 to 32);
    variable line num: line;
    variable i: integer := 0;
    variable i: integer := 0;
    variable char : character:='0';
    begin
    -- 从 instructions.txt 文件中读指令
    file open(file pointer, "instructions.txt", READ MODE);
    -- 一直读到文件尾
    while not endfile(file pointer) loop
        readline(file pointer,line num); -- 从文件中读取一行(一条指令)
        READ(line num,line content);
        --以 bit 为划分存入内存
        for j in 1 to 32 loop
            char := line content(j);
            if(char = '0') then
                data mem(i)(32-i) \le '0';
            else
                data mem(i)(32-j) \le '1';
            end if;
        end loop;
        i := i + 1;
    end loop;
    if i > 0 then
        last instr address <= std logic vector(to unsigned((i-1)*4, last instr address'length));
    else
        end if;
    file close(file pointer); -- 关闭指令文件
    wait;
```

```
end process;
instruction <= data_mem(to_integer(unsigned(read_address(31 downto 2))));
end behavioral;</pre>
```

6.6 main.vhd

```
--主接线模块
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.std logic arith.all;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity main is
    port(
         ck: in std logic
    );
end main;
architecture beh of main is
    signal instr address: std logic vector(31 downto 0); -- Address of the instruction to run
    signal next address: std logic vector(31 downto 0); -- Next address to be loaded into PC
    signal instruction: std logic vector(31 downto 0); -- The actual instruction to run
    signal read data 1, read data 2, write data, extended immediate, shifted immediate, alu in 2, alu result,
last instr address, incremented address, add2 result, mux4 result, concatenated pc and jump address,
mem read data: std logic vector(31 downto 0):= "000000000000000000000000000000"; -- vhdl does not
allow me to port map "y => incremented address(31 downto 28) & shifted jump address "
    signal shifted jump address: std logic vector(27 downto 0);
    signal jump address: std logic vector(25 downto 0);
    signal immediate: std logic vector(15 downto 0);
    signal opcode, funct: std logic vector(5 downto 0);
    signal rs, rt, rd, shampt, write reg: std logic vector(4 downto 0);
    signal alu control fuct: std logic vector(3 downto 0);
    signal reg dest, jump, branch, mem read, mem to reg, mem write, alu src, reg write, alu zero,
branch_and_alu_zero: std_logic:= '0'; -- vhdl does not allow me to port map " s => (branch and alu zero) "
    signal alu op: std logic vector(1 downto 0);
     -- Enum for checking if the instructions have loaded
    type state is (loading, running, done);
    signal s: state:= loading;
    -- The clock for the other components; starts when the state is ready
    signal en: std logic:= '0';
```

```
-- Load the other components
component pc
    port (
         ck: in std logic;
         address to load: in std logic vector(31 downto 0);
         current address: out std logic vector(31 downto 0)
    );
end component;
component instruction memory
    port (
         read address: in STD LOGIC VECTOR (31 downto 0);
         instruction, last_instr_address: out STD_LOGIC_VECTOR (31 downto 0)
    );
end component;
component registers
    port (
         ck: in std logic;
         reg write: in std logic;
         read_reg_1, read_reg_2, write_reg: in std_logic_vector(4 downto 0);
         write data: in std logic vector(31 downto 0);
         read data 1, read data 2: out std logic vector(31 downto 0)
    );
end component;
component control
    port (
         opcode: in std logic vector(5 downto 0);
         reg_dest,jump, branch, mem_read, mem_to_reg, mem_write, alu_src, reg_write: out std_logic;
         alu op: out std logic vector(1 downto 0)
    );
end component;
component mux
    generic (n: natural:= 1);
    port (
         x,y: in std_logic_vector(n-1 downto 0);
         s: in std logic;
```

```
z: out std logic vector(n-1 downto 0)
    );
end component;
component alu control
    port (
          funct: in std_logic_vector(5 downto 0);
          alu op: in std logic vector(1 downto 0);
          alu control fuct: out std logic vector(3 downto 0)
    );
end component;
component sign_extend
    port (
          x: in std logic vector(15 downto 0);
         y: out std logic vector(31 downto 0)
    );
end component;
component alu
    port (
          in 1, in 2: std logic vector(31 downto 0);
         alu control fuct: in std logic vector(3 downto 0);
         zero: out std logic;
          alu result: out std logic vector(31 downto 0)
    );
end component;
component shifter
     generic (n1: natural:= 32; n2: natural:= 32; k: natural:= 2);
    port (
         x: in std_logic_vector(n1-1 downto 0);
         y: out std logic vector(n2-1 downto 0)
    );
end component;
component adder
    port (
          x,y: in std logic vector(31 downto 0);
```

```
z: out std logic vector(31 downto 0)
    );
end component;
component memory is
port (
    address, write_data: in STD_LOGIC_VECTOR (31 downto 0);
    MemWrite, MemRead,ck: in STD LOGIC;
    read data: out STD LOGIC VECTOR (31 downto 0)
);
end component;
begin
process(ck)
    begin
    case s is
         when running =>
              en \le ck;
         when others =>
              en <= '0';
    end case;
    if ck='1' and ck'event then
         case s is
              when loading =>
                   s <= running; -- give 1 cycle to load the instructions into memory
              when running =>
                   if instr address > last instr address then
                        s <= done; -- stop moving the pc after it has passed the last instruction
                        en <= '0';
                   end if;
              when others =>
                   null;
         end case;
    end if;
end process;
-- Wire some stuff
opcode <= instruction(31 downto 26);
rs <= instruction(25 downto 21);
rt <= instruction(20 downto 16);
```

```
rd <= instruction(15 downto 11);
shampt <= instruction(10 downto 6);</pre>
funct <= instruction(5 downto 0);
immediate <= instruction(15 downto 0);</pre>
jump address <= instruction(25 downto 0);
Prog Count: pc port map (en, next address, instr address);
IM: instruction memory port map (instr address, instruction, last instr address);
CONTROL1: control port map (
     opcode => opcode,
     reg_dest => reg_dest,
    jump => jump,
     branch => branch,
     mem read => mem read,
     mem to reg => mem to reg,
     mem write => mem write,
     alu src => alu src,
     reg_write => reg_write,
     alu op => alu op
);
-- This mux is going into Register's Write Register port; chooses between rt and rd
MUX1: mux generic map(5) port map (
    x => rt,
    y => rd,
    s => reg dest,
     z => write_reg
);
REG: registers port map (
     ck => en,
     reg write => reg write,
     read reg 1 \Rightarrow rs,
    read reg 2 \Rightarrow rt,
     write reg => write reg,
     write data => write data,
     read data 1 \Rightarrow read data 1,
     read data 2 => read data 2
);
ALU CONTRL: alu control port map (funct, alu op, alu control fuct);
```

---- This mux is going into the ALU's second input; chooses between read_data_2 and the immediate SGN EXT: sign extend port map (immediate, extended immediate);

```
MUX2: mux generic map(32) port map (
         x => read data 2,
        y => extended immediate,
         s => alu src,
         z \Rightarrow alu in 2
    );
    ALU1: alu port map (read data 1, alu in 2, alu control fuct, alu zero, alu result);
    -- This mux is going into the Register's Write Data; chooses between the alu_result and read_data from data
memory
    MUX3: mux generic map (32) port map (
         x => alu result,
         y => mem read data,
         s => mem to reg,
         z => write data
    );
    -- The Shift Left 2 for the immediate
    SHIFT1: shifter port map (
        x => extended immediate,
         y => shifted immediate
    );
    -- The +4 adder for the pc
    ADD1: adder port map (
         x => instr address,
        z => incremented address
    );
    -- The mux between the +4 adder and the following adder
    branch and alu zero <= branch and alu zero;
    MUX4: mux generic map (32) port map (
         x => incremented address,
         y => add2_result,
        s => branch and alu zero,
         z => mux4 result
    );
```

-- The adder between the PC and the sign-extended immediate

```
ADD2: adder port map (
         x => incremented address,
         y => shifted immediate,
         z => add2 result
    );
    -- The Shift Left 2 for the jump instruction
    SHIFT2: shifter generic map (n1 =>26, n2 => 28) port map (
         x => jump address,
         y => shifted jump address
    );
    -- This mux chooses between the result of mux4 and the jump address
    concatenated pc and jump address <= incremented address(31 downto 28) & shifted jump address; -- I'm
ashamed of myself
    MUX5: mux generic map (32) port map (
         x => mux4 result,
         y => concatenated pc and jump address,
         s => jump,
         z => next address
    );
    MEM: memory port map (
         address => alu result,
         write data => read data 2,
         MemWrite => mem write,
         MemRead => mem read,
         ck => en,
         read_data => mem_read_data
    );
end beh;
```

6.7 memory.vhd

```
--内存模块(RAM)
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity memory is
    port (
        address, write_data: in STD_LOGIC_VECTOR (31 downto 0);
        MemWrite, MemRead,ck: in STD_LOGIC;
```

```
read data: out STD LOGIC VECTOR (31 downto 0)
    );
end memory;
architecture behavioral of memory is
type mem_array is array(0 to 31) of STD_LOGIC_VECTOR (31 downto 0);
signal data mem: mem array := (
    X"00000000", -- initialize data memory
    X"00000000", -- mem 1
    X"00000000",
    X"00000000",
    X"00000000",
    X"00000000",
    X"00000000",
    X"00000000",
    X"00000000",
    X"00000000",
    X"00000000", -- mem 10
    X"00000000",
    X"00000000",
    X"00000000",
    X"00000000",
    X"00000000",
    X"00000000",
    X"00000000",
    X"00000000",
    X"00000000",
    X"00000000", -- mem 20
    X"00000000",
    X"00000000",
    X"00000000",
    X"00000000",
    X"00000000",
    X"00000000",
    X"00000000",
    X"00000000",
    X"00000000",
    X"00000000", -- mem 30
    X"00000000");
```

begin

```
read data <= data mem(conv integer(address(6 downto 2))) when MemRead = '1' else X"00000000";
mem process: process(address, write data,ck)
begin
    if ck = 0 and ck event then
         if (MemWrite = '1') then
             data_mem(conv_integer(address(6 downto 2))) <= write_data;</pre>
         end if:
    end if;
end process mem process;
end behavioral;
6.8
      mux.vhd
--多路数据选择器,2选1
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric_std.all;
entity mux is
    generic (n: natural:= 1);
    port (
         x,y: in std logic vector(n-1 downto 0);
         s: in std logic;
         z: out std logic vector(n-1 downto 0)
    );
end mux;
architecture beh of mux is
    begin
    z \le x when (s='0') else y;
end beh;
6.9
      pc.vhd
--程序计数器 PC,输出当前指令地址
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity pc is
```

```
port(
        ck: in std logic;
        address to load: in std logic vector(31 downto 0);
        current address: out std logic vector(31 downto 0)
    );
end pc;
architecture beh of pc is
    begin
    process(ck)
        begin
        current address <= address;
        if ck='0' and ck'event then
             address <= address to load;
        end if;
    end process;
end beh;
6.10
       registers.vhd
--通用寄存器
-- 128byte, 32bit*32 行
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric std.all;
entity registers is
    port (
        ck: in std logic;
        reg write: in std logic;
        read_reg_1, read_reg_2, write_reg: in std_logic_vector(4 downto 0);
        write data: in std logic vector(31 downto 0);
        read data 1, read data 2: out std logic vector(31 downto 0)
    );
end registers;
architecture beh of registers is
    type mem array is array(0 to 31) of STD LOGIC VECTOR (31 downto 0);
```

signal reg mem: mem array := (

```
"00000000000000000000000000000000", -- $zero
  "00000000000000000000000000000000", -- mem 1
  "00000000000000000000000000000000000",
  "0000000000000000000000000000000000",
  "00000000000000000000000000000000", -- test add
  "00000000000000000000000000000000", -- test add
  "000000000000000000000000000000000", -- mem 10
  "00000000000000000000000000000000000",
  "000000000000000000000000000000000", -- mem 20
  "00000000000000000000000000000000", -- mem 30
  );
begin
read data 1 <= reg mem(to integer(unsigned(read reg 1)));
read data 2 <= reg mem(to integer(unsigned(read reg 2)));
process(ck)
  begin
  if ck='0' and ck'event and reg write='1' then
    reg mem(to integer(unsigned(write reg))) <= write data;</pre>
  end if;
```

end process;

end beh;

6.11 shifter.vhd

```
--移位器,逻辑左移模块
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric std.all;
entity shifter is
    generic (n1: natural:= 32; n2: natural:= 32; k: natural:= 2);
    port (
         x: in std logic vector(n1-1 downto 0);
         y: out std logic vector(n2-1 downto 0)
    );
end entity;
architecture beh of shifter is
    signal temp: std logic vector(n2-1 downto 0);
    begin
    temp <= std_logic_vector(resize(unsigned(x), n2));</pre>
    y <= std logic vector(shift left(signed(temp), k));
end beh;
```

6.12 sign_extend.vhd

y <= std_logic_vector(resize(signed(x), y'length));
end beh;</pre>

七. 模型机在 Quartus II 环境下的应用

- (1) 建立工程: 工程名 CPU
- (2) 独立编写各个元器件的 VHDL 代码
- (3) 各元件独立仿真验证
- (4) 各元件 RTL 预览
- (5) 利用元件例化的方式根据数据通路组装成 CPU
- (6) 组装集成仿真验证
- (7) 分析实验结果


八. 仿真波形

8.1 核心部件仿真

8.1.1 adder 模块

测试用例:

波形验证:图 8-1-1



8.1.2 alu 模块:


测试用例

表 8-1-2

测试项	输入1	输入2	理论输出
0000 (A	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
ND)	00000000	000000011	00000000
0001 (0	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
R)	00000000	000000011	00000011
0010 (+	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
)	000000000	000000011	00000011

0110 (-	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
)	00000011	00000011	00000000
			ZERO=1

波形验证:图 8-1-2




(图 8-1-2)

8.1.3 Memory 模块


在 地 址 写 入 数 据 00000000000000000000000000000000011

波形验证:图 8-1-3



8.1.4 Mux 模块


波形验证:图 8-1-4



(图 8-1-4)

8.1.5 PC 模块


波形验证:图 8-1-5



(图 8-1-5)

8.1.6 Registers 模块

波形验证:图 8-1-6




(图 8-1-6)

8.1.7 sign_extend 模块

输入: 0000000000000001

波形验证:图 8-1-7



8.2 总仿真

8.2.1 测试用例

(1) 测试汇编代码:

```
mips1.asm
 1 addi $t0 $zero 2#8号寄存器置2
   addi $t1 $zero 3#9号寄存器置3
   addu $t2 $t1 $t0#8号9号寄存器数据相加,结果(值5)存到10号寄存器
       $t3 $t0 $t1#8号9号寄存器数据OR操作,结果(值3)保存在11号寄存器
   and $t4 $t0 $t1#8号9号寄存器数据AND操作,结果(值2)保存在12号寄存器
                    #把10号寄存器内容(5)装载到内存64H位置
       $t2 100($zero)
 6
      $t5 100($zero)
                    #把内存64H位置内容装载到13号寄存器
   beq $t0 $t4 LABEL#如果8号寄存器和12号寄存器值相等,跳转到LABEL位置继续执行
 9 LABEL:addi $t1 $zero 0#9号寄存器置0
   addi $t0 $zero 9#8号寄存器置9
10
   jal NEXT#无条件跳转到NEXT执行
11
   NEXT:addi $t0 $zero 10#8号寄存器置10
12
```

(2) 指令地址及其寄存器理论值



(3) 二进制指令

8.2.2 仿真波形

图 8-2-2-(1)~(4)




图 8-2-2-(1)




图 8-2-2-(2)




图 8-2-2-(3)




图 8-2-2-(4)

九. 总结反思

略

参考文献

- [1] 潘松,黄继业. EDA 技术与 VHDL(第 4 版)[M]. 北京: 清华大学出版社, 2013.
- [2] 赵宇乾. 基于 FPGA 的 SOC 设计与验证[D]. 河北大学, 2016.
- [3] 阿布杜. 带中断系统的五级流水线 CPU 设计[D]. 广东工业大学, 2015.
- [4] 袁婷,刘怡俊. 自主设计精简指令集的流水线 CPU[J]. 微电子学与计算机, 2015, (2): 124-128.