

RESUME

Xiaofeng ZHOU

E-mail: xf_zhou@seu.edu.cn

Tel: +86 159-5051-9228

Education

Southeast University

BACHELOR OF INFORMATION SCIENCE AND TECHNOLOGY (HONOR). GPA: 3.847/4.8, RANKING: 15/114.

- The Hong Kong Polytechnic University, Hong Kong, China — Semester Abroad Fall 2017

Nanjing, China

Sep. 2016 - Jun. 2020 (Expected)

Academic and Industrial Experience

National Mobile Communication Research Laboratory

RESEARCH ASSISTANT

- Group: Lab of Efficient Architecture for Digital-communication and Signal-processing.
- Focused on research work related to the **hardware implementation of polar codes**.
- Helped the establishment of the **C++ simulation platform on polar codes**.
- **Proposed a hybrid decoding algorithm** for polar codes and corresponding hardware architecture. The latter is implemented in Verilog.
- Built the hardware architecture in project 'polar code with memory'.

Nanjing, China

Dec. 2016 - PRESENT

Nanjing IC Industry Service Center

STUDENT OF AN INDUSTRIAL TRAINING PROJECT ABOUT FPGA

- Helped finish the project 'PYNQ based digital circuit and signal processing'.

Nanjing, China

July 2018

Publications

Conference Papers

- X. Zhou, Y. Shen, X. Tan, X. You, Z. Zhang and C. Zhang, "An Adjustable Hybrid SC-BP Polar Decoder," *2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)*, Chengdu, 2018, pp. 211-214. Oct. 2018
- Y. Shen, J. Yang, X. Zhou, X. You and C. Zhang, "Joint Detection and Decoding for Polar Coded MIMO Systems," *GLOBECOM 2017 - 2017 IEEE Global Communications Conference*, Singapore, 2017, pp. 1-6. Dec. 2017
- Q. Liu, X. Zhou, S. Zhang, Z. Zhang, X. You, Y. Shen, and C. Zhang, "Efficient Overlapped and Interleaved Successive Cancellation List Polar Decoders for IoT," *IEEE International System-on-Chip Conference*, Singapore, 2019, Accepted. Jul. 2019

National Patent

UNDER PROCESSING, APPLICATION NUMBER: 201811220289.2

SC-BP hybrid decoding algorithm for polar codes and corresponding flexible hardware architecture

Oct. 2018

Competition Awards

2018-2019 IEEE CASS Student Design Competition

WINNER IN ASIA AND PACIFIC

- Project: Neural Network based Wireless Vision Detection System.
- Played the role of the team leader.
- Established a wireless system that realize the **neural network based image detection for real-time tasks**.
- Reduced the power consumption at the front end sampler via the wireless communication technique.

Sapporo, Japan

Nov. 2018 - May 2019

SEU Smart Car Competition 2018

SECOND PRIZE OF SCHOOL LEVEL (18 OUT OF 208 TEAMS)

- Helped design a navigation algorithm on the smart car platform to enable the car to navigate itself according to the electromagnetic environment on the track.

Apr. 2018

Mathematical Contest in Modelling

HONORABLE MENTIONS

Feb. 2018

- Proposed a mathematical model for estimating the trends of global languages by observing the users of 20 major languages.
- Was responsible for the Matlab simulation of proposed algorithms.

SEU Electronic Design Competition 2018

THIRD PRIZE OF SCHOOL LEVEL (32 OUT OF 183 TEAMS)

Jun. 2018

- Realized the frequency and phase synchronization algorithm of two DC motors via STM32F107 in order to keep balance of the board bearing the two motors.

China Computer Design Competition 2019 (AI challenge match)

NATIONAL SECOND PRIZE

May 2019

- Project: Neural Network based Bladder Tumour Detection System.
- Built a training and judging system for the grading of bladder tumours via **Keras**.

Projects

The research on large-scale sparse system oriented to future wireless communication

NATIONAL INNOVATION PROJECT FOR UNDERGRADUATE STUDENTS

May 2018 - May 2019

- The project includes the research on space modulation, turbo signal recovery in compressed sensing and decoding algorithm of polar codes.
- Was responsible for the research on decoding algorithms and corresponding hardware architecture for polar codes.

Design of CPU architecture based on Verilog

COURSE PROJECT OF COMPUTER ORGANIZATION AND ARCHITECTURE (COA)

Mar. 2019 - May 2019

- Implemented a simple CPU via verilog language on Xilinx Artix-7 FPGA, including Arithmetic and Logic Unit (ALU), control registers and Micro Control Unit (MCU).
- The CPU Supports the integer arithmetic operations and jump process.

Design of BPSK modulation and demodulation system on ZYNQ platform

COURSE PROJECT

Mar. 2019 - May 2019

- Implemented a BPSK communication system on ZYNQ using Verilog language, including the BPSK modulator and Costa receiver.
- Synchronized phase between the transmitter and receiver using a feedback loop.

Behavioural Modelling for Digital Pre-distortion of RF Power Amplifiers

COURSE PROJECT OF RF CIRCUIT MODELLING & CAD

Mar. 2019 - May 2019

- Established behaviour model for digital pre-distortion of radio frequency power amplifiers via *SystemVue*.
- Applied reverse fitting in order to minimize error of the whole system due to PA non-linearity.

Social Experience

- Member of Chine-Shiung Wu College Student Union.
- Reporter and broadcaster of Southeast University Radio Station.
- Member of Southeast University Robot Club.

Sep. 2016 - Jun. 2017

Sep. 2016 - Jun. 2017

Sep. 2016 - Jun. 2017

Scholarships and Awards

Major Award of ZhongNan Scholarship. (10,000CNY)

May 2019

APCCAS2018 Travel Grant. (1,500CNY)

Oct. 2018

Outstanding Student in Academic. (Top 3% in Southeast University)

Jan. 2019

Student awards in certain courses. (500CNY each course, Top 5%, till semester 17-18-3)

Sep. 2017 and Sep. 2018

- Signal and System (98)
- Algorithm and Program Design (98)
- Mathematical Analysis (I) (93)
- Micro Computer Systems (92)
- Electromagnetic Field (92)
- Physics (I) (90)