

## Table of Content

Page 1	Cover
Page 2	Block Diagram
Page 3	PWR TREE
Page 4	CPU PWR
Page 5	LvDDR3
Page 6	eMMC/NAND/TF/QSPI
Page 7	CPU PERI1
Page 8	CPU PERI2
Page 9	BOOT CFG
Page 10	PWR MGR
Page 11	SO-DIMM
Page 12	NOTE
Page 13	IOMUX
Page 14	
Page 15	
Page 16	
Page 17	
Page 18	
Page 19	
Page 20	
Page 21	
Page 22	
Page 23	
Page 24	
Page 25	
Page 26	
Page 26	
Page 27	
Page 28	

## Revision History

Rev. Code	Date	By	Description
A	2015-02-28	Javen	1 Revision A release
B	2015-06-12	Javen	1 OSC issue: Add R518,R515,R513,Q501,Y503,r516,r517 2 VDD_ARM_SOC_IN voltage: Change R706 to 215K, R707 to 147K, R708 to 1.5M Change R513,R517 to DCDC_3V3 3 DDR3 write leveling issue: exchang DDR3 DRAM_DATA3 and DRAM_DATA11 4 Add R519 for backup
C	2015-07-07	Javen	1 FCC update: Add C423,C415,R413,C414,C420,C417,C421,C416,C422,C418 2 VDD_HIGH_IN power consumption update: Change R513 from 10K to 1M Change R513,R517 to DCDC_3V3
	2015-07-14	Javen	3 Add R520 for OSC viñ Change R510,C505 connection for OSC backup
C1	2015-08-10	Javen	1 DNP C414 for LCD_CLK Change R520 to 499 OHM

1. Unless Otherwise Specified:


All resistors are in ohms, 10%, 1/8 Watt,0603  
All capacitors are in uF, 20%, 50V,0603  
All voltages are DC  
All polarized capacitors are aluminum electrolytic

2. Interrupted lines coded with the same letter or letter combinations are electrically connected.

3. Device type number is for reference only. The number varies with the manufacturer.

4. Special signal usage:  
\_B Denotes - Active-Low Signal  
<> or [] Denotes - Vectored Signals

5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.


		<b>Microcontroller Solutions Group</b> 6501 William Cannon Drive West Austin, TX 78735-8598	
<small>This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.</small>			
Designer: DESIGNER		Drawing Title: <b>MCIMX6UL-CM</b>	
Drawn by: DRAWN_BY		Page Title: <b>Title and Rev History</b>	
Approved: APPROVER		Size C	Document Number SCH-28617 PDF: SPF-28617
Date: Monday, August 24, 2015		Sheet 1	of 13

# i.MX6UL EVK Block Diagram


##### Blcok Diagram Rev 1.0 #####


# MCIMX6UL-BB

MPN: MCIMX6UL-BB  
MPN: MCIMX6UL-CM  
Agile No: 28616  
Agile No: 28617





# MCIMX6UL-CM




 <b>freescale</b> semiconductor		<b>Microcontroller Solutions Group</b> 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.			
ICAP Classification: FCP:		FIUQ: X PUBL:	
Designer: DESIGNER	Drawing Title: <b>MCIMX6UL-CM</b>		
Drawn by: DRAWN_BY	Page Title: <b>Block Diagram</b>		
Approved: APPROVER	Size C	Document Number SCH-28617 PDF: SPF-28617	Rev C1
Date: Monday, August 24, 2015		Sheet 2 of 13	

i.MX6UL EVK PWR TREE






[illegible]

# DDR3/LvDDR3





**Note:**  
CLK termination: Place R54 close to U2.




# Option 2













### # Option 1




### # Option 3





# MX6UL PERI



## i.MX6UL RESET




## JTAG Debug



# NVCC\_GPIOD (J13) and NVCC\_UART (H13) should share one 0.22uF de-coupling cap. There is no PCB space to fit two caps.

## # NVCC UART



<b>freescale</b> Semiconductor		<b>Microcontroller Solutions Group</b> 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.			
Designer: DESIGNER		Drawing Title: <b>MCIMX6UL-CM</b>	
Drawn by: DRAWN_BY		Page Title: <b>CPU PERI x2</b>	
Approved: APPROVER		Size C Document Number SCH-28617 PDF: SPF-28617	
Date: Monday, August 24, 2015		Sheet 8 of 13	



# FUSE MAP

TYPE	BOOT_CFG1[7]	BOOT_CFG1[6]	BOOT_CFG1[5]	BOOT_CFG1[4]	BOOT_CFG1[3]	BOOT_CFG1[2]	BOOT_CFG1[1]	BOOT_CFG1[0]
QSPI	0	0	0	1	Reserved		DDRSMP: "000": Default "001-111"	
WEIM	0	0	0	0	Memory Type: 0 - NOR Flash 1 - OneNAND	Reserved	Reserved	Reserved
Serial-ROM	0	0	1	1	Reserved	Reserved	Reserved	Reserved
SD/eSD	0	1	0		Fast Boot: 0 - Regular 1 - Fast Boot	SD/SDXC Speed 00 - Normal/SDR12 01 - High/SDR25 10 - SDR50 11 - SDR104	SD Power Cycle Enable 0 - No power cycle 1 - Enabled via USDMC_RST pad (USDMC7 & 8 only)	SD Loopback Clock Source Self for SDR50 and SDR104 only 0 - through SD pad 1 - direct
MMC/eMMC	0	1	1		Fast Boot: 0 - Regular 1 - Fast Boot	SD/MMC Speed 0 - High 1 - Normal	Fast Boot Acknowledge Disable: 0 - Boot Ack Enabled 1 - Boot Ack Disabled	SD Loopback Clock Source Self for SDR50 and SDR104 only 0 - through SD pad 1 - direct
NAND	1	BT_TOGGLEMODE			Pages in Block: 00 - 128 01 - 64 10 - 32 11 - 256	Nand Number Of Devices: 00 - 1 01 - 2 10 - 4 11 - Reserved	Nand Row address, bytes: 00 - 5 01 - 2 10 - 4 11 - 5	

TYPE	BOOT_CFG2[7]	BOOT_CFG2[6]	BOOT_CFG2[5]	BOOT_CFG2[4]	BOOT_CFG2[3]	BOOT_CFG2[2]	BOOT_CFG2[1]	BOOT_CFG2[0]
QSPI	Reserved	Half Speed Phase Selection: 0 - Direct sampling of non-inverted clock 1 - Inverted sampling of non-inverted clock	Half Speed Delay selection: 0 - one clock delay 1 - one clock delay	Full Speed Phase Selection: 0 - Direct sampling of non-inverted clock 1 - Inverted sampling of non-inverted clock	Full Speed Delay selection: 0 - one clock delay 1 - one clock delay	Boot Frequencies (ARM/DSP): 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved
WEIM	Muxing Scheme: 00 - A/D16 01 - A/D8 10 - A/D4 11 - Reserved	OneNand Page Size: 00 - 1KB 01 - 2KB 10 - 4KB 11 - Reserved		Reserved	Reserved	Boot Frequencies (ARM/DSP): 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved
Serial-ROM	Reserved	Reserved	Reserved	Reserved	Reserved	Boot Frequencies (ARM/DSP): 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved
SD/eSD	SD Calibration Step "00" - 1 TBD	Bus Width: 0 - 1-bit 1 - 4-bit		Port Select: 00 - eSDMC2 01 - eSDMC1 10 - Reserved 11 - Reserved	Boot Frequencies (ARM/DSP): 0 - 500 / 400 MHz 1 - 250 / 200 MHz	SD2 VOLTAGE SELECTION: 0 - 3.3V 1 - 1.8V	Reserved	Reserved
MMC/eMMC	Bus Width: 000 - 4-bit 001 - 4-bit 010 - 4-bit 011 - 4-bit DDR (MMC 4.0) 100 - 4-bit DDR (MMC 4.0) 101 - 4-bit DDR (MMC 4.0) 110 - 4-bit DDR (MMC 4.0) 111 - 4-bit DDR (MMC 4.0) Etc - Reserved			Port Select: 00 - eSDMC2 01 - eSDMC1 10 - Reserved 11 - Reserved	Boot Frequencies (ARM/DSP): 0 - 500 / 400 MHz 1 - 250 / 200 MHz	SD2 VOLTAGE SELECTION: 0 - 3.3V 1 - 1.8V	Reserved	Reserved
NAND	Toggle Mode EMMC Preamble Delay, Read Latency: 1000 - 16 GPBCLK cycles 1001 - 1 GPBCLK cycles 1010 - 2 GPBCLK cycles 1011 - 3 GPBCLK cycles 1100 - 4 GPBCLK cycles 1101 - 5 GPBCLK cycles 1102 - 6 GPBCLK cycles 1103 - 7 GPBCLK cycles 1104 - 8 GPBCLK cycles 1105 - 9 GPBCLK cycles 1106 - 10 GPBCLK cycles 1107 - 11 GPBCLK cycles 1108 - 12 GPBCLK cycles 1109 - 13 GPBCLK cycles 1110 - 14 GPBCLK cycles 1111 - 15 GPBCLK cycles Etc - Reserved			BOOT_SEARCH_COUNT: 00 - 2 01 - 2 10 - 4 11 - 8	Boot Frequencies (ARM/DSP): 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reset Time 0 - 22ms 1 - 22ms (LBA NAND)	Reserved	Reserved


0								
0								
0								
0								
0								
0								
0								
TYPE	BOOT_CFG4[7]	BOOT_CFG4[6]	BOOT_CFG4[5]	BOOT_CFG4[4]	BOOT_CFG4[3]	BOOT_CFG4[2]	BOOT_CFG4[1]	BOOT_CFG4[0]
0x450	Infini-Loop (Debug USE only) 0 - Disable 1- Enable	EEPROM Recovery Enable '0' - Disabled '1'- Enabled	CS select (SPI only): 00 - CS#0 (default) 01 - CS#1 10 - CS#2 11 - CS#3		SPI Addressing: 0 - 2-bytes (16-bit) 1 - 3-bytes (24-bit)	Port Select: 000 - eCSP1 001 - eCSP2 010 - eCSP3 011 - eCSP4 100 - Reserved 101 - Reserved 110 - Reserved 111 - Reserved		
0x460	L2_HW_INVALIDATE_DISABLE	Reserved	FORCE_COLD_BOOT (Reflected in SBMR2)	BT_FUSE_SEL	DIR_BT_DIS	Reserved	SEC_CONFIG[1]	Reserved
0x460	Reserved (DDR3 config options)							
0x460	JTAG_SMODE[1:0]	WD0G_ENABLE '0' - Disabled '1'- Enabled	SJC_DISABLE	Reserved	Reserved	Reserved	Reserved	Reserved
0x460	Reserved	Reserved	Reserved	TZASC_ENABLE	JTAG_HEO	KTE	Reserved	DLL_ENABLE 0 - Disable DLL for SD/eMMC 1 - Enable DLL for SD/eMMC
0x470	DLL Override: 0 - DLL Slave Mode for SD/eMMC 1 - DLL Override Mode for SD/eMMC	Reserved	SD2 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved	Disable SDRAMC Manufacture mode 0 - Enable 1 - Disable	L1 I-Cache DISABLE	BT_MMU_DISABLE	Override Pad Settings (using PAD_SETTINGS value)
0x470	Reserved for unexpected requirements	eMMC 4.4 - RESET TO PRE-IDLE STATE	Override HYS bit for SD/MMC pads	USDMC_PAD_PULL_DOWN 0 - no action 1 - pull down	ENABLE_EMMC_22K_PULLUP 0 - e7K pullup 1 - 22K pullup	ADD_DS_SET_GPR1_16 0 - Set 1 - Don't set	USDMC_IOMUX_SION_BT_ENABLE 0 - Disable 1 - Enable	USDMC_IOMUX_SRE Enable 0 - Disable 1 - Enable
0x470	USDMC_CMD_OE_PRE_EN (SD/MMC debug)	LPB_BOOT (Core / DDR-Bus) '00'- LPB Disable '01'- 1 GHz (def freq) '10'- Div by2 '11'- Div by4		BT_LPB_POLARITY (GPIO polarity)		POWER_MNG_CFG (LDO's DCDC's) (Reserved - NOT USED)		
0x470	Override NAND Pad Settings (using PAD_SETTINGS value)	MMC_DLL_DLY[6:0] Delay target for SD/eMMC DLL, it is applied to slave mode target delay or override mode target delay depends on DLL Override fuse bit value.						

## # NAND MT29F32G08CBACA








1 page = (4K + 224) bytes  
1 block = (4K + 224) bytes x 256 pages  
= (1024K + 56K) bytes  
1 frame = (1024K + 56K) bytes x 2048 blocks  
= 17.280Mb  
1 LUN = 17.280Mb x 2 planes  
= 34.560Mb

## Boot Configuration


BMODE[1:0]	BOOT TYPE
00	Boot From Fuses
01	Serial Downloader
10	Internal Boot (Development)
11	Reserved




i.MX6UL PWR				
Power Rail	MIN	TYP	MAX	CURR
VDD_SNVS_IN	2.4	3	3.6	276uA
VDD_HIGH_IN	2.8	3	3.6	125mA
VDD_ARM_IN	0.9	1.275	1.5	400mA
VDD_SOC_IN	0.9	1.275	1.5	500mA
NVCC_DRAM	1.425	1.5	1.575	50mA
	1.283	1.35	1.45	
	1.14	1.2	1.3	
	1.65	1.8/2.5/3.3	3.6	
NVCC_XXX	3	3.3	3.6	
VDDA_ADC_3P3	3	3.3	3.6	
USB_OTG1_VBUS	4.4	5	5.25	50mA
USB_OTG2_VBUS				



# TP for SODIMM MFG



# SODIMM 200



# NOTE:

All pins using ~reset as harden :

PAD	Default State	Simulation Value
UART3_TX_DATA	Output Buffer(LOW) during reset --> Output keeper + Input enable after reset done	0 in real silicon
LCD_DATA00~LCD_DATA23	100K pull down + input enable during reset --> Output keeper + Input enable after reset done ( this is boot option, we don't need change)	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
UART3_TX_DATA	Output Buffer(LOW) during reset --> Output keeper + Input enable after reset done	sjc.ipt_jta_active --> PAD	0 in real silicon
		(note : sjc.ipt_jta_active also connected to snvs_hp.sec_vio_in_1. This is security related, we don't plan to change it.)	ALT7


All pins using ~src.en\_system\_clk as harden :

PAD	Default State	Simulation Value
GPIO1_IO03	100K pull down + input enable during reset --> Output keeper + Input enable after reset done	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
GPIO1_IO03	100K pull down + input enable during reset --> Output keeper + Input enable after reset done	PAD --> ccmsrcmix. src_tester_ack	0 in real silicon
		This is the requirement of TE test	ALT7

All pins using snvs\_hp.snvs\_sec\_vio\_in\_5\_en as harden :

PAD	Default State	Simulation Value
CSI_PIXCLK	Output keeper + Input enable (snvs_sec_vio_in_5_en is 1'b0 in normal state, so harden is not triggerd in normal state). snvs_sec_vio_in_5_en is controlled by SNVS register. It can be disable or enable.	X (0 or 1 in real silicon )

		<b>Microcontroller Solutions Group</b> 6501 William Cannon Drive West Austin, TX 78735-9598	
<small>This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.</small>			
Designer: DESIGNER		Drawing Title: <b>MCIMX6UL-CM</b>	
Drawn by: DRAWN_BY		Page Title: <b>NOTE</b>	
Approved: APPROVER	Size C	Document Number SCH-28617 PDF: SPF-28617	Rev C1
Date: Monday, August 24, 2015		Sheet 12 of 13	

# i.MX6UL IOMUX

NAME	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8	PAD DPU
TEST_MODE	tcu.TEST_MODE	tcu.TEST_MODE									100K_PU
PORT_B	src.PORT_B	src.PORT_B									100K_PU
ONOFF	src.ONOFF	src.ONOFF									100K_PU
SNVS_PMIC_ON_REQ	snvs_ip_wrapper.SNVS_WAKEUP_ALARM	snvs_ip_wrapper.SNVS_WAKEUP_ALARM									100K_PU
CM_PMIC_STBY_REQ	cm.PMIC_STBY_REQ	cm.PMIC_STBY_REQ									100K_PU
BOOT_MODE0	src.BOOT_MODE[0]	src.BOOT_MODE[0]									100K_PU
BOOT_MODE1	src.BOOT_MODE[1]	src.BOOT_MODE[1]									100K_PU
SNVS_TAMPER0	snvs_ip_wrapper.SNVS_TD1	snvs_ip_wrapper.SNVS_TD1									100K_PU
SNVS_TAMPER1	snvs_ip_wrapper.SNVS_TD1	snvs_ip_wrapper.SNVS_TD1									100K_PU
SNVS_TAMPER2	snvs_ip_wrapper.SNVS_TD1	snvs_ip_wrapper.SNVS_TD1									100K_PU
SNVS_TAMPER3	snvs_ip_wrapper.SNVS_TD1	snvs_ip_wrapper.SNVS_TD1									100K_PU
SNVS_TAMPER4	snvs_ip_wrapper.SNVS_TD1	snvs_ip_wrapper.SNVS_TD1									100K_PU
SNVS_TAMPER5	snvs_ip_wrapper.SNVS_TD1	snvs_ip_wrapper.SNVS_TD1									100K_PU
SNVS_TAMPER6	snvs_ip_wrapper.SNVS_TD1	snvs_ip_wrapper.SNVS_TD1									100K_PU
SNVS_TAMPER7	snvs_ip_wrapper.SNVS_TD1	snvs_ip_wrapper.SNVS_TD1									100K_PU
SNVS_TAMPER8	snvs_ip_wrapper.SNVS_TD1	snvs_ip_wrapper.SNVS_TD1									100K_PU
SNVS_TAMPER9	snvs_ip_wrapper.SNVS_TD1	snvs_ip_wrapper.SNVS_TD1									100K_PU
JTAG_MOD	src.MOD	src.MOD									100K_PU
JTAG_TMS	src.TMS	src.TMS									47K_PU
JTAG_TDO	src.TDO	src.TDO									100K_PU
JTAG_TDI	src.TDI	src.TDI									47K_PU
JTAG_TCK	src.TCK	src.TCK									47K_PU
JTAG_TRST_B	src.TRSTB	src.TRSTB									47K_PU
GPIO1_I000	gpio1.i000	gpio1.i000									100K_PU
GPIO1_I001	gpio1.i001	gpio1.i001									100K_PU
GPIO1_I002	gpio1.i002	gpio1.i002									100K_PU
GPIO1_I003	gpio1.i003	gpio1.i003									100K_PU
GPIO1_I004	gpio1.i004	gpio1.i004									100K_PU
GPIO1_I005	gpio1.i005	gpio1.i005									100K_PU
GPIO1_I006	gpio1.i006	gpio1.i006									100K_PU
GPIO1_I007	gpio1.i007	gpio1.i007									100K_PU
GPIO1_I008	gpio1.i008	gpio1.i008									100K_PU
GPIO1_I009	gpio1.i009	gpio1.i009									100K_PU
UART1_TX	uart1.tx	uart1.tx									100K_PU
UART1_RXD	uart1.rxd	uart1.rxd									100K_PU
UART1_CTS	uart1.cts	uart1.cts									100K_PU
UART1_RTS	uart1.rts	uart1.rts									100K_PU
UART2_TX	uart2.tx	uart2.tx									100K_PU
UART2_RXD	uart2.rxd	uart2.rxd									100K_PU
UART2_CTS	uart2.cts	uart2.cts									100K_PU
UART2_RTS	uart2.rts	uart2.rts									100K_PU
UART3_TXD	uart3.tx	uart3.tx									100K_PU
UART3_RXD	uart3.rxd	uart3.rxd									100K_PU
UART3_CTS	uart3.cts	uart3.cts									100K_PU
UART3_RTS	uart3.rts	uart3.rts									100K_PU
UART4_TXD	uart4.tx	uart4.tx									100K_PU
UART4_RXD	uart4.rxd	uart4.rxd									100K_PU
UART5_TX	uart5.tx	uart5.tx									100K_PU
UART5_RX	uart5.rx	uart5.rx									100K_PU
ENET1_RXD0	enet1.rxd0	enet1.rxd0									100K_PU
ENET1_RXD1	enet1.rxd1	enet1.rxd1									100K_PU
ENET1_CRS_DV	enet1.crs_dv	enet1.crs_dv									100K_PU
ENET1_TXD0	enet1.txd0	enet1.txd0									100K_PU
ENET1_TXD1	enet1.txd1	enet1.txd1									100K_PU
ENET1_TXEN	enet1.txen	enet1.txen									100K_PU
ENET1_RXER	enet1.rxer	enet1.rxer									100K_PU
ENET2_RXD0	enet2.rxd0	enet2.rxd0									100K_PU
ENET2_RXD1	enet2.rxd1	enet2.rxd1									100K_PU
ENET2_CRS_DV	enet2.crs_dv	enet2.crs_dv									100K_PU
ENET2_TXD0	enet2.txd0	enet2.txd0									100K_PU
ENET2_TXD1	enet2.txd1	enet2.txd1									100K_PU
ENET2_TXEN	enet2.txen	enet2.txen									100K_PU
ENET2_TXCLK	enet2.txclk	enet2.txclk									100K_PU
ENET2_RXER	enet2.rxer	enet2.rxer									100K_PU
LCD_CLK	lcd.clk	lcd.clk									100K_PU
LCD_ENABLE	lcd.enable	lcd.enable									100K_PU
LCD_HSINC	lcd.hsinc	lcd.hsinc									100K_PU
LCD_VSYNC	lcd.vsync	lcd.vsync									100K_PU
LCD_RESET	lcd.reset	lcd.reset									100K_PU
LCD_DATA00	lcd.data00	lcd.data00									100K_PU
LCD_DATA01	lcd.data01	lcd.data01									100K_PU
LCD_DATA02	lcd.data02	lcd.data02									100K_PU
LCD_DATA03	lcd.data03	lcd.data03									100K_PU
LCD_DATA04	lcd.data04	lcd.data04									100K_PU
LCD_DATA05	lcd.data05	lcd.data05									100K_PU
LCD_DATA06	lcd.data06	lcd.data06									100K_PU
LCD_DATA07	lcd.data07	lcd.data07									100K_PU
LCD_DATA08	lcd.data08	lcd.data08									100K_PU
LCD_DATA09	lcd.data09	lcd.data09									100K_PU
LCD_DATA10	lcd.data10	lcd.data10									100K_PU
LCD_DATA11	lcd.data11	lcd.data11									100K_PU
LCD_DATA12	lcd.data12	lcd.data12									100K_PU
LCD_DATA13	lcd.data13	lcd.data13									100K_PU
LCD_DATA14	lcd.data14	lcd.data14									100K_PU
LCD_DATA15	lcd.data15	lcd.data15									100K_PU
LCD_DATA16	lcd.data16	lcd.data16									100K_PU
LCD_DATA17	lcd.data17	lcd.data17									100K_PU
LCD_DATA18	lcd.data18	lcd.data18									100K_PU
LCD_DATA19	lcd.data19	lcd.data19									100K_PU
LCD_DATA20	lcd.data20	lcd.data20									100K_PU
LCD_DATA21	lcd.data21	lcd.data21									100K_PU
LCD_DATA22	lcd.data22	lcd.data22									100K_PU
LCD_DATA23	lcd.data23	lcd.data23									100K_PU
NAND_RE_B	nand.re_b	nand.re_b									100K_PU
NAND_WE_B	nand.we_b	nand.we_b									100K_PU
NAND_DATA00	nand.data00	nand.data00									100K_PU
NAND_DATA01	nand.data01	nand.data01									100K_PU
NAND_DATA02	nand.data02	nand.data02									100K_PU
NAND_DATA03	nand.data03	nand.data03									100K_PU
NAND_DATA04	nand.data04	nand.data04									100K_PU
NAND_DATA05	nand.data05	nand.data05									100K_PU
NAND_DATA06	nand.data06	nand.data06									100K_PU
NAND_DATA07	nand.data07	nand.data07									100K_PU
NAND_WP_B	nand.wp_b	nand.wp_b									100K_PU
NAND_READY_B	nand.ready_b	nand.ready_b									100K_PU
NAND_CE_B	nand.ce_b	nand.ce_b									100K_PU
NAND_CLE	nand.cle	nand.cle									100K_PU
NAND_DATA13	nand.data13	nand.data13									100K_PU
NAND_DATA14	nand.data14	nand.data14									100K_PU
NAND_DATA15	nand.data15	nand.data15									100K_PU
NAND_DATA16	nand.data16	nand.data16									100K_PU
NAND_DATA17	nand.data17	nand.data17									100K_PU
NAND_DATA18	nand.data18	nand.data18									100K_PU
NAND_DATA19	nand.data19	nand.data19									100K_PU
NAND_DATA20	nand.data20	nand.data20									100K_PU
NAND_DATA21	nand.data21	nand.data21									100K_PU
NAND_DATA22	nand.data22	nand.data22									100K_PU
NAND_DATA23	nand.data23	nand.data23									100K_PU
SD1_CMD	sd1.cmd	sd1.cmd									100K_PU
SD1_CLK	sd1.clk	sd1.clk									100K_PU
SD1_DATA0	sd1.data0	sd1.data0									100K_PU
SD1_DATA1	sd1.data1	sd1.data1									100K_PU
SD1_DATA2	sd1.data2	sd1.data2									100K_PU
SD1_DATA3	sd1.data3	sd1.data3									100K_PU
SD1_DATA4	sd1.data4	sd1.data4									100K_PU
SD1_DATA5	sd1.data5	sd1.data5									100K_PU
SD1_DATA6	sd1.data6	sd1.data6									100K_PU
SD1_DATA7	sd1.data7	sd1.data7									100K_PU

 <b>Microcontroller Solutions Group</b> 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.	
Designer: DESIGNER	Drawing Title: <b>MCIMX6UL-CM</b>
Drawn By: DRAWN_BY	Page Title: <b>IOMUX</b>
Approved: APPROVER	Size C Document Number SCH-28617 PDF: SPF-28617
Date: Monday, August 24, 2015	Sheet 13 of 13