## MCIMX6UL-CM

#### Table of Content

Page 1         Cover           Page 2         Block Diagram           Page 3         PWR TREE           Page 4         CPU PWR           Page 5         LvDDR3           Page 6         eMMC/NAND/TF/QSPI           Page 7         CPU PERI1           Page 8         CPU PERI2           Page 9         BOOT CFG           Page 10         PWR MGR           Page 11         SO-DIMM           Page 12         NOTE           Page 13         IOMUX           Page 14         Page 15           Page 16         Page 17           Page 18         Page 19           Page 20         Page 21           Page 22         Page 23           Page 24         Page 25           Page 26         Page 27           Page 27         Page 28	Tuble	oj Content
Page 3         PWR TREE           Page 4         CPU PWR           Page 5         LvDDR3           Page 6         eMMC/NAND/TF/QSPI           Page 7         CPU PERI1           Page 8         CPU PERI2           Page 9         BOOT CFG           Page 10         PWR MGR           Page 11         SO-DIMM           Page 12         NOTE           Page 13         IOMUX           Page 14         Page 15           Page 16         Page 17           Page 18         Page 19           Page 20         Page 21           Page 22         Page 23           Page 24         Page 25           Page 26         Page 26           Page 27	Page 1	Cover
Page 4         CPU PWR           Page 5         LvDDR3           Page 6         eMMC/NAND/TF/QSPI           Page 7         CPU PERI1           Page 8         CPU PERI2           Page 9         BOOT CFG           Page 10         PWR MGR           Page 11         SO-DIMM           Page 12         NOTE           Page 13         IOMUX           Page 14         Page 15           Page 16         Page 17           Page 18         Page 19           Page 20         Page 21           Page 22         Page 23           Page 23         Page 24           Page 25         Page 26           Page 26         Page 27	Page 2	Block Diagram
Page 5	Page 3	PWR TREE
Page 6         eMMC/NAND/TF/QSPI           Page 7         CPU PERI1           Page 8         CPU PERI2           Page 9         BOOT CFG           Page 10         PWR MGR           Page 11         SO-DIMM           Page 12         NOTE           Page 13         IOMUX           Page 14         Page 15           Page 16         Page 17           Page 18         Page 19           Page 20         Page 21           Page 22         Page 23           Page 24         Page 25           Page 26         Page 26           Page 27         Page 27	Page 4	CPU PWR
Page 7         CPU PERI1           Page 8         CPU PERI2           Page 9         BOOT CFG           Page 10         PWR MGR           Page 11         SO-DIMM           Page 12         NOTE           Page 13         IOMUX           Page 14         Page 15           Page 16         Page 17           Page 18         Page 19           Page 20         Page 21           Page 22         Page 23           Page 24         Page 25           Page 26         Page 26           Page 27	Page 5	LvDDR3
Page 8         CPU PERI2           Page 9         BOOT CFG           Page 10         PWR MGR           Page 11         SO-DIMM           Page 12         NOTE           Page 13         IOMUX           Page 14         Page 15           Page 16         Page 17           Page 18         Page 19           Page 20         Page 21           Page 22         Page 23           Page 23         Page 24           Page 25         Page 26           Page 26         Page 27	Page 6	eMMC/NAND/TF/QSPI
Page 9       BOOT CFG         Page 10       PWR MGR         Page 11       SO-DIMM         Page 12       NOTE         Page 13       IOMUX         Page 14       Page 15         Page 16       Page 17         Page 18       Page 19         Page 20       Page 21         Page 22       Page 23         Page 23       Page 24         Page 25       Page 26         Page 26       Page 27	Page 7	CPU PERI1
Page 10       PWR MGR         Page 11       SO-DIMM         Page 12       NOTE         Page 13       IOMUX         Page 14       Page 15         Page 15       Page 16         Page 17       Page 18         Page 19       Page 20         Page 21       Page 22         Page 22       Page 23         Page 24       Page 25         Page 26       Page 27	Page 8	CPU PERI2
Page 11       SO-DIMM         Page 12       NOTE         Page 13       IOMUX         Page 14       Page 15         Page 16       Page 17         Page 18       Page 19         Page 20       Page 21         Page 21       Page 22         Page 23       Page 24         Page 25       Page 26         Page 26       Page 27	Page 9	BOOT CFG
Page 12       NOTE         Page 13       IOMUX         Page 14       Page 15         Page 16       Page 16         Page 17       Page 18         Page 19       Page 20         Page 21       Page 22         Page 22       Page 23         Page 23       Page 24         Page 25       Page 26         Page 26       Page 27	Page 10	PWR MGR
Page 13	Page 11	SO-DIMM
Page 14 Page 15 Page 16 Page 17 Page 18 Page 19 Page 20 Page 21 Page 22 Page 23 Page 23 Page 24 Page 25 Page 26 Page 27	Page 12	NOTE
Page 15  Page 16  Page 17  Page 18  Page 19  Page 20  Page 21  Page 22  Page 23  Page 23  Page 24  Page 25  Page 26  Page 27	Page 13	IOMUX
Page 16 Page 17 Page 18 Page 19 Page 20 Page 21 Page 22 Page 23 Page 23 Page 24 Page 25 Page 26 Page 26 Page 27	Page 14	
Page 17 Page 18 Page 19 Page 20 Page 21 Page 22 Page 23 Page 23 Page 24 Page 25 Page 26 Page 26 Page 27	Page 15	
Page 18  Page 19  Page 20  Page 21  Page 22  Page 23  Page 23  Page 24  Page 25  Page 26  Page 26  Page 27	Page 16	
Page 19 Page 20 Page 21 Page 22 Page 23 Page 24 Page 25 Page 26 Page 26 Page 27	Page 17	
Page 20 Page 21 Page 22 Page 23 Page 24 Page 25 Page 26 Page 26 Page 27	Page 18	
Page 21 Page 22 Page 23 Page 24 Page 25 Page 26 Page 26 Page 27	Page 19	
Page 22 Page 23 Page 24 Page 25 Page 26 Page 26 Page 27	Page 20	
Page 23  Page 24  Page 25  Page 26  Page 26  Page 27	Page 21	
Page 24  Page 25  Page 26  Page 26  Page 27	Page 22	
Page 25 Page 26 Page 26 Page 27	Page 23	
Page 26 Page 27	Page 24	
Page 26 Page 27	Page 25	
Page 27	Page 26	
	Page 26	
Page 28	Page 27	
	Page 28	

#### 1. Unless Otherwise Specified:

All resistors are in ohms, 10%, 1/8 Watt,0603 All capacitors are in uF, 20%, 50V,0603 All voltages are DC All polarized capacitors are aluminum electrolytic

2. Interrupted lines coded with the same letter or letter combinations are electrically connected.

### Schematics DevBoard


### **Revision History**

Rev. Code	Date	Ву	Description
А	2015-02-28	Javen	1 Revision A release
В	2015-06-12	Javen	1 OSC issue:  Add R518,R515,R513,Q501,Y503,r516,r517  2 VDD_ARM_SOC_IN voltage:  Change R706 to 215K, R707 to 147K, R708 to 1.5M Change R513,R517 to DCDC_3V3  3 DDR3 write leveling issue:  exchang DDR3 DRAM_DATA3 and DRAM_DATA11  4 Add R519 for backup
С	2015-07-07	Javen	1 FCC update:  Add C423,C415,R413,C414,C420,C417,C421,C416,C422,C418  2 VDD_HIGH_IN power consumption update:  Change R513 from 10K to 1M  Change R513,R517 to DCDC_3V3
	2015-07-14	Javen	3 Add R520 for OSC vih Change R510,C505 connection for OSC backup
C1	2015-08-10	Javen	1 DNP C414 for LCD_CLK Change R520 to 499 OHM


- 3. Device type number is for reference only. The number varies with the manufacturer.
- 4. Special signal usage:
  - \_B Denotes Active-Low Signal
  - \_B Denotes Active-Low Signal
    <> or [] Denotes Vectored Signals
- 5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

200		Microcontrolle	r Solutions G	iroup		
fre	esca					
	ocurement or r	roprietary to Freescale Semiconductor nanufacture in whole or in part without to ICAP Classification: FCF	the express written		on PUBI:	
Designer: DESIGNER	Drawin			<i>.</i>	1 001.	
Drawn by: DRAWN_BY	Page T	te: Title and Rev Histo	ory			
Approved: APPROVER	Size C	Document Number SCH-28617	PDF: SPF-28617			Rev C1
	Date:	Monday August 24 2015	Choot 1	of	12	

#### i.MX6UL EVK Block Diagram ##### Blcok Diagram Rev 1.0 ##### # MCIMX6UL-BB **EMV SIM Socket** smart card HDMI LCD Camera CAN x2 JTAG Micro USB **USB HOST** OV5642 5MP Silicon Image PIN Header 4.3" TFT 480x272 Freescale MC34901WEF Si19022A DISP CAN x2 CSI/SIM USB OTG1 USB OTG2 JTAG # MCIMX6UL-CM NAND **PWR** eMMC/MicroSD **POWER** NAND/SD2/QSPIA eMMC 4.51 Footprint only Discrete PWR NAND/SDIO/QSPI **QSPI FREESCALE** Micron N25Q256A i.MX6UL x16 bits DDR3/LvDDR3 DRAM Micron 8Gb: MT41K512M16 UART I2C/INT RMII x2 128 UART SD1 **Motion Sensors** SD SLOT **UART-USB** bridge BlueTooth Ethernet x2 (RMII) CODEC eCompass MAG3110FCR2 Full Size Silabs CP2102 FPC Module Accelerometer MMA8563FCR1 100Base-TMicrel KSZ8081 Wolfson WM8960 Gyroscope: FXAS21000CQR1 6501 William Cannon Drive West Austin, TX 78735-8598 freescale™ MCIMX6UL-CM **Block Diagram** SCH-28617 PDF: SPF-28617



### i.MX6UL PWR



Microcontroller Solutions Group

Solutions Controller Solutions Group

Ausin, TX 7873-5638

Solutions Group

Ausin, TX 7873-5638

Solutions Group

Ausin, TX 7873-5638

Solutions Individual in the supersist without permission

CAP Classification: FOP. FIUO: X PUB:

Designer

CAP Classification: FOP. FIUO: X PUB:

MCIMXSGUL-CM

Drawn by.

DRAWN\_EY

Page Tale:

CPU PWR

APPROVER

Solutions Group

Solutions Group

Solutions Group


Solutions Group

Solutions Group

Solutions


Solutio


## DDR3/LvDDR3




MCIMX6UL-CM


SCH-28617 PDF: SPF-28617








				44				<u>v</u>	2
USE MA	<b>AP</b> *Default: Q 0/1	SPI BOOT> 0/1	0/1	1	0	0	0	0	
TYPE	BOOT_CFG1[7]	BOOT_CFG1[6]	BOOT_CFG1[5]	BOOT_CFG1[4]	BOOT_CFG1[3]	BOOT_CFG1[2]	BOOT_CFG1[1]	BOOT_CFG1[0]	# NAND MT29F32G08CBACA BMODE[1:0] BOOT TYPE
QSPI	0	0	0	1	Reserved		DDRSMP: "000" : Default		1 page = (4K + 224 bytes)  1 block = (4K + 224 bytes)  1 block = (4K + 224 bytes)  1 (10,24K + 56K) bytes x 256 pages  1 (10,24K + 56K) bytes x 2048 blocks  1 (12,248 block)
WEIM	0	0	0	0	Memory Type:	Reserved	"001-111" Reserved	Reserved	= 17.280Mb   1.1UN = 17.280Mb x 2 planes   01   Serial Downloader   34.560Mb   10   Internal Boot (Development)
	0		-	-	Memory Type: 0 - NOR Flash 1 - OneNAND	Neserveu	Neserveu	Neserveu	<b>Boot Configuration</b> 11 Reserved
Serial-ROM	0	0	1	1	Reserved	Reserved	Reserved	Reserved	
SD/eSD	0	1	0	Fast Boot:	SD/SDXI 00 - Nor 01 - Hig 10 - SDI	Speed mal/SDR12 n/SDR25 50	SD Power Cycle Enable '0' - No power cycle '1' - Enabled via USDHC RST pad (uSDHC3 & 4 only)	SD Loopback Clock Source Sel(for SDR50 and SDR104 only) '0' - through SD pad '1' - direct	DCDC_3V3 VDD_SNVS_IN
MMC/eMMC	0	1	1	0 - Regular 1 - Fast Boot Fast Boot:	SD/MMC Speed	Fast Boot Acknowledge	(uSDHC3 & 4 only)  SD Power Cycle Enable '0' - No power cycle '1' - Enabled via USDHC RST pad (uSDHC3 & 4 only)	SD Loopback Clock Source Sel(for SDR50 and SDR104 only) 'U' - through SD pad 'T' - direct	
MINIO/EMINIO	U	1		0 - Regular 1 - Fast Boot	0 - Highl 1- Normal	Disable: 0 - Boot Ack Enabled 1 - Boot Ack Disabled Imber Of Devices:	USDHC RST pad (uSDHC3 & 4 only) Nand Row as	T' - direct  ddress_bytes:	法国际法国的 计图 电电子 医电子 医电子 医电子 医电子 医电子 医电子 医电子 医电子 医电子
NAND	1	BT_TOGGLEMODE	00 - 12 01 - 64 10 - 32 11 - 25	28 1 2 36	00 - 1 01 - 2 10 - 4 11 - Res	erved	00 - 3 01 - 2 10 - 4 11 - 5		<u>ৰ্চনিছ্ন্নিছিন্ত্ৰ</u> <u>ক্ৰিন্নিছিন্ত্ৰ</u> ক্ৰি
	0	0	0	0	1	0	0	0	
TYPE	BOOT_CFG2[7]	BOOT_CFG2[6]	BOOT_CFG2[5]	BOOT_CFG2[4]	BOOT_CFG2[3]	BOOT_CFG2[2]	BOOT_CFG2[1]	BOOT_CFG2[0]	
QSPI	Reserved	HSPHS: Half Speed Phase Selection 1: select sampling at non-inverted clo 1: select sampling at inverted clock	HSDLY: Half Speed Delay selection  ik 0: one clack delay  1: two clack delay	n FSPHS: Full Speed Phase Selection D: select sampling at non-inverted cla I: select sampling at inverted clack	ISDLY: Full Speed Delay selection A: one clock delay I: two clock delay	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved	2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
WEIM	Muxing 00 - A/ 01 - A+ 10 - A+ 11-Re:	Scheme: D16 DH DL erved	OneNo 00 - 1k 01 - 2k 10 - 4k 11 - Re	and Page Size: GB GB GB	Reserved	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved	THE SWEDT SW
Serial-ROM	Reserved	Reserved	Reserved	Reserved	Reserved	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved	No   PD (100K)   BOOT MODED   PD (100K)
SD/eSD	'00' - 1 TBD		Bus Width: 0 - 1-bit 1 - 4-bit	01 - 6 10 - 7 11 - 7	Select: #SDHC1 #SDHC2 Reserved Reserved	Boot Frequencies (ARM/DDR) 0-500 / 400 MHz 1-250 / 200 MHz	SDI VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved	REST   10K   BT CFG1[0]   LCD DATA0   CCD DATA0   REST   T0K   DIV   CCD DATA1   CCD DATA1   CCD DATA1   CCD DATA2   CCD DAT
MMC/eMMC		Bus Width: 000 - 1-bit 001 - 4-bit 010 - 8-bit 101 - 4-bit DDR (MMC 4.4) 110 - 8-bit DDR (MMC 4.4) Else - reserved.		00 - 6 01 - 6	Select: #SOHC1 #SOHC2 Reserved Reserved	Boot Frequencies (ARM/DBR) 0 - 590 / 400 MHz 1 - 250 / 200 MHz	SD1 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved	RESS   TOK DNP
NAND	'000' - '001' - '010' - '100' - '101' - '110' -	Mode 33MHz Preamble Delay, Rei 16 GPMICLK cycles. 1 GPMICLK cycles. 2 GPMICLK cycles. 3 GPMICLK cycles. 4 GPMICLK cycles. 6 GPMICLK cycles. 7 GPMICLK cycles.	od Latency:	8007 00-2 01-2 10-4 11-8	T_SEARCH_COUNT: ? } }	Boot Frequencies (ARM/DDR) 0 - 500 / 440 MHz 1 - 250 / 200 MHz	Reset Time U - 12ms 1 - 22ms (L&A Nand)	Reserved	RESID
	0	0	0	0	0	0	0	0	R647
TYPE	BOOT_CFG4[7]	BOOT_CFG4[6]	BOOT_CFG4[5]	BOOT_CFG4[4]	BOOT_CFG4[3]	BOOT_CFG4[2]	BOOT_CFG4[1]	BOOT_CFG4[0]	
0x450	Infinit-Loop (Debug USE only) 0 - Disable 1- Enable	EEPROM Recovery Enable '0' - Disabled '1' - Enabled	CS sele 00 - CS 01 - CS 10 - CS 11 - CS	5#2	SPI Addressing: 0 - 2-bytes (16-bit) 1 - 3-bytes (24-bit)		Port Select: 000 - eCSPI1 001 - eCSPI2 010 - eCSPI3 011 - eCSPI4 100 - Reserved 101 - Reserved 110 - Reserved		
0x460	L2_HW_INVALIDATE	Reserved	FORCE_COLD_BOOT	RT FLISE SEL	DIR_BT_DIS	Reserved	SEC_CONFIG[1]	Reserved	
0x460			,,		DDR3 config options)				GND
0x460	JTAG_SMODE[1:0]	WDOG_ENABLE '0' - Disabled	SJC_DISABLE	Reserved	Reserved	Reserved	Reserved	Reserved	
0×460	Reserved	'0' - Disabled '1' - Enabled  Reserved	Reserved	TZASC_ENABLE	JTAG_HEO	KTE	Reserved	DLL_ENABLE 0 - Disable DLL for SD/eMMC 1 - Enable DLL for SD/Emmc	
0x460			SD2 VOLTAGE	Reserved	Disable SDMMC Manufacture mode 0 - Enable	L1 I-Cache DISABLE	BT_MMU DISABLE	Override Pad Settings (using PAD_SETTINGS value)	
	DLL Override: 0 - DLL Slave Mode for SD/eMMC 1 - DLL Override Mode for	Reserved	SELECTION 0 - 3.3V	neser rea					
	DLL Override: 0 - DLL Slave Mode for SD/eMMC 1 - DLL Override Mode for SD/eMMC Reserved for unexpected requirements	Reserved  emmc 4.4 - reset to PRE-IDLE STATE	SELECTION 0 - 3.3V 1 - 1.8V  Override HYS bit for SD/MMC pads	USDHC_PAD_PULL_DOWN 0 - no action 1 - pull down	1 - Disable  ENABLE_EMMC_22K_PULLUP 0 - 47K pullup 1 - 22K pullup	ADD_DS_SET_GPR1_16 0 - Set 1 - Don't set	USDHC_IOMUX_SION_BIT_ENAB 0 - Disable 1 - Enable	LE USDHC IOMUX SRE Enable 0 - Disable 1 - Enable	
0x470	0 - DLL Slave Mode for SD/eMMC 1 - DLL Override Mode for SD/eMMC Reserved for unexpected	eMMC 4.4 - RESET TO PRE-IDLE STATE	0 - 3.3V 1 - 1.8V Override HYS bit for SD/MMC pads ore / DDR-Bus) tible		1 - Disable	U - Set 1 - Don't set	0 - Disable 1 - Enable FG (LDO's DCDC's)	LE USDHC IOMUX SRE Enable 0 - Disable 1 - Enable	





# **NOTE:**

### All pins using ~reset as harden :

PAD	Default State	Simulation Value
UART3_TX_DATA	Output Buffer(LOW) during reset> Output keeper + Input enable after reset done	0 in real silicon
LCD_DATA00~LCD_DATA23	100K pull down + input enable during reset> Output keeper + Input enable after reset done ( this is boot option, we don't need change)	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
UART3_TX_DATA	Output Buffer(LOW) during reset> Output keeper + Input enable after reset done	sjc.ipt_jta_active> PAD	0 in real silicon
		(note: sjc.ipt_jta_active also connected to snvs_hp.sec_vio_in_1. This is security related, we don't plan to change it.)	ALT7

### All pins using ~src.en\_system\_clk as harden :

PAD	Default State	Simulation Value
GPIO1_IO03	100K pull down + input enable during reset> Output keeper + Input enable after reset done	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
GPIO1_IO03	100K pull down + input enable during reset> Output keeper + Input enable after	PAD> ccmsrcmix. src_tester_ack	0 in real silicon
	reset done	This is the requirement of TE test	ALT7

#### All pins using snvs\_hp.snvs\_sec\_vio\_in\_5\_en as harden :

PAD	Default State	Simulation Value
CSI_PIXCLK	Output keeper + Input enable (snvs_sec_vio_in_5_en is 1'b0 in normal state, so harden is not triggerd in normal state). snvs_sec_vio_in_5_en is controlled by SNVS register. It can be disable or enable.	X (0 or 1 in real silicon )

***		Microcontro	oller Solution	s Group	ı	
fre	esca					
	ocurement or r	proprietary to Freescale Semicond nanufacture in whole or in part with ICAP Classification:			ion PURI:	
Designer: DESIGNER	Drawin			1100. X	r obi.	
Drawn by: DRAWN_BY	Page T	tle: NOTE				
Approved: APPROVER	Size C	Document Number SCH-2	8617 PDF: SPF-28	617		Rev C1

### i.MX6UL IOMUX

NAME	Default	ALTo	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT <sub>7</sub>	ALT8	PAD DFU
TEST, MODE POR, DET POR	tcu.TEST_MODE src.POR B src.POR src.POR B src.POR B src.POR B src.POR B src.POR B src.POR B src.	tcu.TEST_MODE sr.PpRE_B sr	gpt2.CLK gpt2.CAFTURE1 gpt2.CAFTURE1 gpt2.CAFTURE1 gpt2.CAFTURE1 gpt2.CAFTURE1 gpt2.CAFTURE1 gpt2.CAFTURE1 gpt2.COMPARE2 gpt2.COMPARE2 gpt2.COMPARE3 gpt2.COMPARE3 gpt2.COMPARE3 gpt1.COMPARE3 gpt2.CAFTURE1 genet1.TDATA[3] enet1.TDATA[3] enet1.TDATA[3] enet2.TDATA[3] enet	spiff.OUT spill.OUT spill.	anatop_ENET_REF_CLK_25M cm_CLKO1 cm_CLKO2 cm_CLK	ccm.PMIC_RDY ccm.WAIT ccm.STOP pwm8_OUT	### 10   10   10   10   10   10   10   1	sdma_EXT_EVENT[0] sdma_EXT_EVENT[1] mgs.RGHT sdm.RGHT sdm	sr. SYSTEM RESET sr. EARLY RESET sr. EARLY PID, RESET sr. TESTER, ST. CARLY PID, RESET sr. TESTER, ST. CARLY PID, RESET sr. TESTER, TRIGGER ecsp2_TESTER, TRIGGER ecsp2_TESTER, TRIGGER suschel_TESTER, TRIGGER suschel_TESTER	epit.OUT epi	100K PD 1100K PD 1100K PU 1100

200	Microcontroller Solutions Group	
fre	escale 4501 William Cannon Drive West Austin, TX 78735-8598	
Designer:	ICAP Classification: FCP: FIUO: X PI Drawing Title:	JBI:
DESIGNER	MCIMX6UL-CM	
Drawn by: DRAWN_BY	Page Title: IOMUX	
Approved:	Size Document Number	F
APPROVER	C SCH-28617 PDF: SPF-28617	