



CM-i.MX6UL


Blcok Diagram Rev 1.0




i.MX6UL EVK PWR TREE






i.MX6UL PWR




DDR3/LvDDR3





Note:
CLK termination: Place R54 close to U2.











eMMC Storage <4.51>



NAND FLASH # Option 1



MX6UL PERI



FUSE MAP <Default: QSPI BOOT>

TYPE	BOOT_CFG1[7]	BOOT_CFG1[6]	BOOT_CFG1[5]	BOOT_CFG1[4]	BOOT_CFG1[3]	BOOT_CFG1[2]	BOOT_CFG1[1]	BOOT_CFG1[0]
QSPI	0	0	0	1	Reserved		DDRSMP: "000": Default "001-111"	
WEIM	0	0	0	0	Memory Type: 0 - NOR Flash 1 - OneNAND	Reserved	Reserved	Reserved
Serial-ROM	0	0	1	1	Reserved	Reserved	Reserved	Reserved
SD/eSD	0	1	0	Fast Boot: 0 - Regular 1 - Fast Boot	SD/SDXC Speed 00 - Normal/SDR12 01 - High/SDR25 10 - SDR50 11 - SDR104	SD Power Cycle Enable 0 - No power cycle 1 - Enabled via USDCHE2 RST pin (USDCHE2 & 4 only)	SD Loopback Clock Source for SD/SDXC/SDIO only 0 - through SD pad 1 - direct	
MMC/eMMC	0	1	1	Fast Boot: 0 - Regular 1 - Fast Boot	SD/MMC Speed 0 - High 1 - Normal	Fast Boot Acknowledge Disable: 0 - Boot Ack Enabled 1 - Boot Ack Disabled	SD Power Cycle Enable 0 - No power cycle 1 - Enabled via USDCHE2 RST pin (USDCHE2 & 4 only)	SD Loopback Clock Source for SD/SDXC/SDIO only 0 - through SD pad 1 - direct
NAND	1	BT_TOGGLEMODE	Page in block: 00 - 128 01 - 64 10 - 32 11 - 16 12 - 8 13 - 4 14 - Reserved		Normal number of DRs: 00 - 1 01 - 2 10 - 4 11 - Reserved		Normal, Row, address, bytes: 00 - 2 01 - 4 10 - 8 11 - 16	


	0	0	0	0	1	0	0	0
TYPE	BOOT_CFG2[7]	BOOT_CFG2[6]	BOOT_CFG2[5]	BOOT_CFG2[4]	BOOT_CFG2[3]	BOOT_CFG2[2]	BOOT_CFG2[1]	BOOT_CFG2[0]
QSPI	Reserved	HSPI: Half Speed Phase Selection 0: one clock delay select sampling at inverted clock	HSPI: Half Speed Delay selection 0: one clock delay 1: two clock delay	HSPI: Full Speed Phase Selection 0: select sampling at non-inverted clock 1: select sampling at inverted clock	HSPI: Full Speed Delay selection one clock delay two clock delay	Boot Frequencies (ARM/DDR) 0: 500 / 400 MHz 1: 250 / 200 MHz	Reserved	Reserved
WEIM	Mating Scheme: 00 - A/D16 01 - A+D8 10 - A+D8 11-Reserved			OnChip Page Size: 00 - 1KB 01 - 2KB 10 - 4KB 11 - Reserved	Reserved	Boot Frequencies (ARM/DDR) 0: 500 / 400 MHz 1: 250 / 200 MHz	Reserved	Reserved
Serial-ROM	Reserved	Reserved	Reserved	Reserved	Reserved	Boot Frequencies (ARM/DDR) 0: 500 / 400 MHz 1: 250 / 200 MHz	Reserved	Reserved
SD/eSD	SD Calibration Step '00' - 1 TBD		Bus Width: 0 - 1-bit 1 - 4-bit		Test Select: 00 - eSDHC1 01 - eSDHC2 10 - Reserved 11 - Reserved	Boot Frequencies (ARM/DDR) 0: 500 / 400 MHz 1: 250 / 200 MHz	SD1 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved
MMC/eMMC	Bus Width: 000 - 4-bit 001 - 8-bit 010 - 8-bit 101 - 8-bit DDR (MMC-4.4) 110 - 8-bit DDR (MMC-4.4) Else - reserved.				Test Select: 00 - eSDHC1 01 - eSDHC2 10 - Reserved 11 - Reserved	Boot Frequencies (ARM/DDR) 0: 500 / 400 MHz 1: 250 / 200 MHz	SD1 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved
NAND	Toggle Mode: 83MHz Presamble Delay, Read Latency: T00* - 16 GPW4K cycles T01* - 1 GPW4K cycles T10* - 2 GPW4K cycles T02* - 3 GPW4K cycles T03* - 4 GPW4K cycles T04* - 5 GPW4K cycles T12* - 6 GPW4K cycles T11* - 7 GPW4K cycles				BOOT_SEARCH_COUNT: 00 - 2 01 - 2 10 - 8 11 - 8	Boot Frequencies (ARM/DDR) 0: 500 / 400 MHz 1: 250 / 200 MHz	Read Time T* - 120ns T1 - 220ns (LSA Name)	Reserved

0		0		0		0		0		0	
TYPE	BOOT_CFG4[7]	BOOT_CFG4[6]	BOOT_CFG4[5]	BOOT_CFG4[4]	BOOT_CFG4[3]	BOOT_CFG4[2]	BOOT_CFG4[1]	BOOT_CFG4[0]		BOOT_CFG4[0]	
0x450	Infnit-Loop (Debug USE only) 0 - Disable 1 - Enable	EEPROM Recovery Enable '0' - Disabled '1' - Enabled	CS select (SPI only): 00 - CS#0 (default) 01 - CS#1 10 - CS#2 11 - CS#3	SPI Addressing: 0 - 2-bytes (16-bit) 1 - 3-bytes (24-bit)				Port Select: 000 - eCSPI1 001 - eCSPI2 010 - eCSPI3 011 - eCSPI4 100 - Reserved 101 - Reserved 110 - Reserved 111 - Reserved			
0x460	L2_HW_INVALIDATE_DISABLE	Reserved	FORCE_COLD_BOOT (Reflected in SBMR2)	BT_FUSE_SEL	DIR_BT_DIS	Reserved	SEC_CONFIG[1]	Reserved			
0x460	Reserved (DDR3 config options)										
0x460	JTAG_SMODE[1:0]	WDG_ENABLE '0' - Disabled '1' - Enabled	SJC_DISABLE	Reserved	Reserved	Reserved	Reserved	Reserved			
0x460	Reserved	Reserved	Reserved	TZASC_ENABLE	JTAG_HEO	KTE	Reserved	Reserved		DLL_ENABLE 0 - Disable DLL for SD/eMMC 1 - Enable DLL for SD/eMMC	
0x470	DLL Override: 0 - DLL Slave Mode for SD/eMMC 1 - DLL Override Mode for SD/eMMC	Reserved	SD2 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved	Disable SDRAM Manufacture mode 0 - Enable 1 - Disable	L1 I-Cache DISABLE	BT_MMU_DISABLE	Override Pad Settings (using PAD_SETTINGS value)			
0x470	Reserved for unexpected requirements	eMMC 4.4 - RESET TO PRE-IDLE STATE	Override HYS bit for SD/MMC pads	USDMC_PULL_DOWN 0 - no action 1 - pull down	ENABLE_EMMC_22K_PULLUP 0 - 47K pullup 1 - 22K pullup	ADD_DS_SET_GPR1_16 0 - Set 1 - Don't set	USDMC_IOMUX_SION_BT_ENABLE 0 - Disable 1 - Enable	USDMC_IOMUX_SRE_ENABLE 0 - Disable 1 - Enable			
0x470	USDMC_CMD_OE_PRE_EN (SD/MMC debug)	LPB_BOOT (Core / DDR-Bus) '00' - LPB Disable '01' - 1 GPIO (def) freq '10' - Div by2 '11' - Div by4	BT_LPB_POLARITY (GPIO polarity)	POWER_MNG_CFG (LDO's DCDC's) (Reserved - NOT USED)							
0x470	Override NAND Pad Settings (using PAD_SETTINGS value)	MMC_DLL_DLY[6:0] Delay target for SD/eMMC DLL, it is applied to slave mode target delay or override mode target delay depends on DLL Override fuse bit value.									

```
# NAND MT29F32G08CBACA
```

- 1 page = (4K + 224 bytes)
- 1 block = (4K + 224) bytes x 256 pages
= (1024K + 56K) bytes
- 1 plane = (1024K + 56K) bytes x 2048 blocks
= 17,280Mb
- 1 LUN = 17,280Mb x 2 planes
= 34,560Mb

Boot Configuration




BMODE[1:0]	BOOT TYPE
00	Boot From Fuses
01	Serial Downloader
10	Internal Boot (Development)
11	Reserved


i.MX6UL PWR				
Power Rail	MIN	TYP	MAX	CURR
VDD_SNVS_IN	2.4	3	3.6	276uA
VDD_HIGH_IN	2.8	3	3.6	125mA
VDD_ARM_IN	0.9	1.275	1.5	400mA
VDD_SOC_IN	0.9	1.275	1.5	500mA
NVCC_DRAM	1.425	1.5	1.575	50mA
NVCC_XXX	1.283	1.35	1.45	
VDDA_ADC_3P3	1.14	1.2	1.3	
USB_OTG1_VBUS	1.65	1.8(2.5/3.3)	3.6	
USB_OTG2_VBUS	3	3.3	3.6	
	4.4	5	5.25	50mA

DCDC_3V3-VLDO_1V8 → NVCC_NAND # 1.8V for eMMC HS200 mode
 DCDC_3V3-VLDO_1V8 → NVCC_CSI # CSI default 2.8V from the base board
 DCDC_3V3-VLDO_1V8 → VDDA_ADC_3P3


二只只焊其一




VDDHIGH / NVCC_XXX




LvDDR3




ARM/SOC




ADC High PSRR



1.8V PWR




TP for SODIMM MFG



LCD_RST has been used as WDOG on CPU BOARD

Maxim DCDC 3V3 supply current for Base Board: 1.2A



SNVS_TAMPER3 核心板上有使用