

## CM-i.MX6UL ##### Blcok Diagram Rev 1.0 ##### **EMV SIM Socket** smart card HDMI LCD Camera JTAG CAN x2 Micro USB **USB HOST** OV5642 5MP Silicon Image PIN Header 4.3" TFT 480x272 Freescale MC34901WEF Si19022A DISP USB OTG1 CSI/SIM USB OTG2 CAN x2 JTAG NAND **PWR** eMMC/MicroSD POWER NAND/SDIO/QSPI eMMC 4.51 Footprint only Discrete PWR **QSPI FREESCALE** Micron N25Q256A i.MX6UL x16 bits DDR3/LvDDR3 DRAM Micron 8Gb: MT41K512M16 UART I2C/INT RMII x2 128 UART SD1 **Motion Sensors** SD SLOT **UART-USB** bridge BlueTooth Ethernet x2 (RMII) CODEC eCompass MAG3110FCR2 Silabs CP2102 Full Size FPC Module Accelerometer MMA8563FCR1 100Base-TMicrel KSZ8081 Wolfson WM8960 Gyroscope: FXAS21000CQR1 成都嵌智捷科技有限公司 Block Diagram




## i.MX6UL PWR





成都嵌管捷科技有限公司
Title CPU PWR
Size Document Number CH-MANGE CH-MANGE PROPERTY VI.C

## DDR3/LvDDR3





成都嵌智捷科技有限公司
Title
DDR3
Size Document Number C C CHAMASeul PV1.0
Date: Tuesday, February 16, 2016 Sheet 4 of 10





成都嵌智捷科技有限公司
Title
FLASH
Size Document Number Rev
C C MARKShul Short 5 of 10





TVDE	0/1	SPI BOOT> 0/1	0/1	1	0	0	0	0	
TYPE	BOOT_CFG1[7]	BOOT_CFG1[6]	BOOT_CFG1[5]	BOOT_CFG1[4]	BOOT_CFG1[3]	BOOT_CFG1[2]	BOOT_CFG1[1]	BOOT_CFG1[0]	# NAND MT29F32G08CBACA BMODE[1:0] BOOT TYPE
QSPI	0	0	0	1	Reserved		DDRSMP: "000" : Default "001-111"		1 page « (K + 224 bytes) 1 block » (K + 224 bytes) 1 block » (K + 224 bytes × 256 pages 1 (1024k + 56K) bytes × 256 pages 1 (1024k + 56K) bytes × 2048 blocks 1 (1024k + 25K) bytes × 2048 blocks 1 (1024k + 224k) bytes × 2048 blocks 1 (10
WEIM	0	0	0	0	Memory Type: 0 - NOR Flash 1 - OneNAND	Reserved	Reserved	Reserved	Boot Configuration  10 Internal Boot (Development)  Reserved
Serial-ROM	0	0	1	1	Reserved	Reserved	Reserved	Reserved	
SD/eSD	0	1	0	Fast Boot: 0 - Regular 1 - Fast Boot	SD/SDX 00 - Noi 01 - Hig 10 - SD) 11 - SD	C Speed rmal/SDR12 th/SDR25 RS0 R104	SD Power Cycle Enable '0' - No power cycle '1' - Enabled via USDHC RST pad (uSDHC'3 & 4 only)	SD Loopback Clock Source Selffor SDR50 and SDR104 only '0' - through SD pad '1' - direct	DCDC_3V3 VDD_SNVS_IN
MMC/eMMC	0	1	1	Fast Boot: 0 - Regular 1 - Fast Boot	SD/MMC Speed 0 - Highl 1- Normal	Fast Boot Acknowledge Disable: 0 - Boot Ack Enabled 1 - Boot Ack Disabled	SD Power Cycle Enable '0' - No power cycle '1' - Enabled via USDHC_RST pad (uSDHC3 & 4 only)	SD Loopback Clock Source Selffor SDR50 and SDR104 only '0' - through SD pad '1' - direct	<del>                                     </del>
NAND	1	BT_TOGGLEMODE	Pages II 00 - 124 01 - 64 10 - 32 11 - 256	n Block: 8	Nand N 00 - 1 01 - 2 10 - 4 11 - Res	umber Of Devices: served	Nand Row_a 00 - 3 01 - 2 10 - 4 11 - 5	ddress_bytes:	######################################
_	0	0	0	0	1	0	0	0	월만점합점점점한 경험점됩답다면점 것만역만당하실
TYPE	BOOT_CFG2[7]	BOOT_CFG2[6]	BOOT_CFG2[5]	BOOT_CFG2[4]	BOOT_CFG2[3]	BOOT_CFG2[2]	BOOT_CFG2[1]	BOOT_CFG2[0]	
QSPI	Reserved	45PHS: Half Speed Phase Selection 7: select sampling at non-inverted clock 1: select sampling at Inverted clock	HSDLY: Half Speed Delay selection ck 0 : one clock delay 1: two clock delay	rSPHS: Full Speed Phase Selection ): select sampling at non-inverted clock 1: select sampling at inverted clock	FSDLY: Full Speed Delay selection ok one clock delay 1: two clock delay	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved	
WEIM	Muxing : 00 - A/D 01 - A+D 10 - A+D 11- Rese	Scheme: 116 OH DL erved	OneNai 00 - 1Ki 01 - 2Ki 10 - 4Ki 11 - Res	nd Page Size: B B B B served	Reserved	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved	
Serial-ROM	Reserved	Reserved	Reserved	Reserved	Reserved	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved	PD (100K) (COTT.M PD (100K) (COTT.M
SD/eSD	'00' - 1 TBD		Bus Width: 0 - 1-bit 1 - 4-bit	01 - e 10 - F 11 - F	Select: eSDHC1 eSDHC2 Reserved Reserved	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	SDI VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved	R28
MMC/eMMC	Bus Medin: 000 - 1 - 1 - 1 001 - 4 - 1 010 - 8 - 1 101 - 4 - 1 - 1 - 0 - 1 110 - 8 - 1 - 1 - 0 - 1 110 - 8 - 1 - 1 - 0 - 1 Else - reserved.			Port Select: 60 = 60 Pc1 61 = 60 Pc2 10 - Reserved 11 - Reserved		Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	SOI VOLTAGE SELECTION 0-33V 1-1.8V	Reserved	R33 10K
NAND	Toggie Model 3 Miller Preventile Chelly, Read (2007) 16 Center Cayles.  1007 16 Center Cayles.  1007 17 Center Cayles.  1007 17 Center Cayles.  1007 18 Center Cayles.		od Latency.	8007 00-2 01-2 10-4 11-8	T_SEARCH_COUNT: 2 2 4 9	Boot Frequencies (ABM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reset Time (7 - 12ms 11 - 22ms (LBA Nand)	Reserved	R8
	0	0	0	0	0	0	0	0	R21   10K
TYPE	BOOT_CFG4[7]	BOOT_CFG4[6]	BOOT_CFG4[5]	BOOT_CFG4[4]	BOOT_CFG4[3]	BOOT_CFG4[2]	BOOT_CFG4[1]	BOOT_CFG4[0]	RS2
	Infinit-Loop (Debug USE only) 0 - Disable 1- Enable	EEPROM Recovery   CS select   Enable   00 - CS#   0' - Disabled   01 - CS#   1' - Enabled   11 - CS#   12 - CS#   13 - CS#   13 - CS#   14 - CS#   15 -		£2			Port Select: 000 - eCSP1 001 - eCSP12 010 - eCSP13 011 - eCSP14 100 - Reserved 101 - Reserved 110 - Reserved		·
	L2_HW_INVALIDATE _DISABLE	Reserved	FORCE_COLD_BOOT (Reflected in SBMR2		DIR_BT_DIS	Reserved	SEC_CONFIG[1]	Reserved	GND
0x460	Reserved (DDR3 config options)							vino.	
0x460	JTAG_SMODE[1:0]	WDOG_ENABLE '0' - Disabled '1' - Enabled	SJC_DISABLE	Reserved	Reserved	Reserved	Reserved	Reserved	
0x460	Reserved	Reserved	Reserved	TZASC_ENABLE	_	KTE	Reserved	DLL ENABLE 0 - Disable DLL for SD/eMMC 1 - Enable DLL for SD/Emmc	
0.470	DLL Override: 0 - DLL Slave Mode for SD/eMMC 1 - DLL Override Mode for SD/eMMC	Reserved	SD2 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved	Disable SDMMC Manufacture mode 0 - Enable 1 - Disable	L1 I-Cache DISABLE	BT_MMU _DISABLE	Override Pad Settings (using PAD_SETTINGS value)	
0x470	Reserved for unexpected requirements	eMMC 4.4 - RESET TO PRE-IDLE STATE	Override HYS bit for SD/MMC pads	USDHC_PAD_PULL_DOWN 0 - no action 1 - pull down	ENABLE_EMMC_22K_PULLUP 0 - 47K pullup 1 - 22K pullup	ADD_DS_SET_GPR1_16 0 - Set 1 - Don't set	USDHC_IOMUX_SION_BIT_ENA 0 - Disable 1 - Enable	RLEUSDHC IOMUX SRE Enable 0 - Disable 1 - Enable	
0x470	USDHC_CMD_OE_PRE_EN (SD/MMC debug)	LPB_BOOT (Co '00' - LPB Disa '01' - 1 GPIO (b '10' - Div by2 '11' - Div by 4	ore / DDR- Bus) able (def freq)	BT_LPB_POLARITY POWER_MNG_C (GPIO polarity) (Reserved - NOT		FG (LDO's DCDC's) USED)			
0x470	Override NAND Pad Settings (using PAD_SETTINGS value)	MMC_DLL_	DLY[6:0]	is applied to slave mod	lied to slave mode target delay or override mode target delay de			e fuse bit value.	

