MCIMX6UL-BB

Table of Content

Page 1 Cover Page 2 Block Diagram Page 3 PWR TREE Page 4 LCD Page 5 HDMI Page 6 USB Page 7 CAN Page 8 Sensor Page 9 Codec Page 10 Ethernet x1 Page 11 Ethernet x2 Page 12 SD/BT Page 13 Camera Page 14 DBG/JTAG Page 15 SYS PWR Page 16 SODIMM BB Page 17 NOTE Page 18 IOMUX Page 20 Page 21 Page 22 Page 23 Page 24 Page 25 Page 26 Page 26 Page 27 Page 28	Tuble	oj content
Page 3 PWR TREE Page 4 LCD Page 5 HDMI Page 6 USB Page 7 CAN Page 8 Sensor Page 9 Codec Page 10 Eithernet x1 Page 11 Ethernet x2 Page 12 SD/BT Page 13 Camera Page 14 DBG/JTAG Page 15 SYS PWR Page 16 SODIMM BB Page 17 NOTE Page 18 IOMUX Page 19 Page 20 Page 21 Page 22 Page 23 Page 24 Page 25 Page 26 Page 26 Page 26 Page 27	Page 1	Cover
Page 4 LCD Page 5 HDMI Page 6 USB Page 7 CAN Page 8 Sensor Page 9 Codec Page 10 Ethernet x1 Page 11 Ethernet x2 Page 12 SD/BT Page 13 Camera Page 14 DBG/JTAG Page 15 SYS PWR Page 16 SODIMM BB Page 17 NOTE Page 18 IOMUX Page 19 Page 20 Page 21 Page 22 Page 23 Page 24 Page 25 Page 26 Page 26 Page 26 Page 27	Page 2	Block Diagram
Page 5 HDMI Page 6 USB Page 7 CAN Page 8 Sensor Page 9 Codec Page 10 Ethernet x1 Page 11 Ethernet x2 Page 12 SD/BT Page 13 Camera Page 14 DBG/JTAG Page 15 SYS PWR Page 16 SODIMM BB Page 17 NOTE Page 18 IOMUX Page 20 Page 21 Page 22 Page 23 Page 24 Page 25 Page 26 Page 26 Page 27	Page 3	PWR TREE
Page 6 USB Page 7 CAN Page 8 Sensor Page 9 Codec Page 10 Ethernet x1 Page 11 Ethernet x2 Page 12 SD/BT Page 13 Camera Page 14 DBG/JTAG Page 15 SYS PWR Page 16 SODIMM BB Page 17 NOTE Page 18 IOMUX Page 19 Page 20 Page 21 Page 22 Page 22 Page 23 Page 24 Page 25 Page 26 Page 26 Page 27	Page 4	LCD
Page 7 CAN Page 8 Sensor Page 9 Codec Page 10 Ethernet x1 Page 11 Ethernet x2 Page 12 SD/BT Page 13 Camera Page 14 DBG/JTAG Page 15 SYS PWR Page 16 SODIMM BB Page 17 NOTE Page 18 IOMUX Page 19 Page 20 Page 21 Page 22 Page 22 Page 23 Page 24 Page 25 Page 26 Page 26 Page 27	Page 5	HDMI
Page 8 Sensor Page 9 Codec Page 10 Ethernet x1 Page 11 Ethernet x2 Page 12 SD/BT Page 13 Camera Page 14 DBG/JTAG Page 15 SYS PWR Page 16 SODIMM BB Page 17 NOTE Page 18 IOMUX Page 19 Page 20 Page 21 Page 22 Page 22 Page 23 Page 24 Page 25 Page 26 Page 26 Page 27 Page 27	Page 6	USB
Page 9 Codec Page 10 Ethernet x1 Page 11 Ethernet x2 Page 12 SD/BT Page 13 Camera Page 14 DBG/JTAG Page 15 SYS PWR Page 16 SODIMM BB Page 17 NOTE Page 18 IOMUX Page 19 Page 20 Page 21 Page 22 Page 22 Page 23 Page 24 Page 25 Page 26 Page 26 Page 27 Page 27	Page 7	CAN
Page 10 Ethernet x1 Page 11 Ethernet x2 Page 12 SD/BT Page 13 Camera Page 14 DBG/JTAG Page 15 SYS PWR Page 16 SODIMM BB Page 17 NOTE Page 18 IOMUX Page 19 Page 20 Page 21 Page 22 Page 22 Page 23 Page 24 Page 25 Page 26 Page 26 Page 27 Page 27	Page 8	Sensor
Page 11 Ethernet x2 Page 12 SD/BT Page 13 Camera Page 14 DBG/JTAG Page 15 SYS PWR Page 16 SODIMM BB Page 17 NOTE Page 18 IOMUX Page 19 Page 20 Page 21 Page 22 Page 22 Page 23 Page 24 Page 25 Page 26 Page 26 Page 27	Page 9	Codec
Page 12 SD/BT Page 13 Camera Page 14 DBG/JTAG Page 15 SYS PWR Page 16 SODIMM BB Page 17 NOTE Page 18 IOMUX Page 19 Page 20 Page 21 Page 22 Page 22 Page 23 Page 24 Page 25 Page 26 Page 26 Page 27	Page 10	Ethernet x1
Page 13 Camera Page 14 DBG/JTAG Page 15 SYS PWR Page 16 SODIMM BB Page 17 NOTE Page 18 IOMUX Page 19 Page 20 Page 21 Page 22 Page 22 Page 23 Page 24 Page 25 Page 26 Page 27	Page 11	Ethernet x2
Page 14 DBG/JTAG Page 15 SYS PWR Page 16 SODIMM BB Page 17 NOTE Page 18 IOMUX Page 19 Page 20 Page 21 Page 22 Page 22 Page 23 Page 24 Page 25 Page 26 Page 26 Page 27	Page 12	SD/BT
Page 15 SYS PWR Page 16 SODIMM BB Page 17 NOTE Page 18 IOMUX Page 19 Page 20 Page 21 Page 21 Page 22 Page 22 Page 23 Page 24 Page 25 Page 26 Page 26 Page 27	Page 13	Camera
Page 16 SODIMM BB Page 17 NOTE Page 18 IOMUX Page 19 Page 20 Page 21 Page 21 Page 22 Page 23 Page 23 Page 24 Page 25 Page 26 Page 26 Page 27	Page 14	DBG/JTAG
Page 17 NOTE Page 18 IOMUX Page 19 Page 20 Page 21 Page 21 Page 22 Page 22 Page 23 Page 23 Page 24 Page 25 Page 26 Page 26 Page 27 Page 27	Page 15	SYS PWR
Page 18	Page 16	SODIMM BB
Page 19 Page 20 Page 21 Page 22 Page 23 Page 24 Page 25 Page 26 Page 26 Page 27	Page 17	NOTE
Page 20 Page 21 Page 22 Page 23 Page 24 Page 25 Page 26 Page 26 Page 27	Page 18	IOMUX
Page 21 Page 22 Page 23 Page 24 Page 25 Page 26 Page 26 Page 27	Page 19	
Page 22 Page 23 Page 24 Page 25 Page 26 Page 26 Page 27	Page 20	
Page 23 Page 24 Page 25 Page 26 Page 26 Page 27	Page 21	
Page 24 Page 25 Page 26 Page 26 Page 27	Page 22	
Page 25 Page 26 Page 26 Page 27	Page 23	
Page 26 Page 26 Page 27	Page 24	
Page 26 Page 27	Page 25	
Page 27	Page 26	
	Page 26	
Page 28	Page 27	
	Page 28	

1. Unless Otherwise Specified:

All resistors are in ohms, 10%, 1/8 Watt,0603 All capacitors are in uF, 20%, 50V,0603 All voltages are DC All polarized capacitors are aluminum electrolytic

2. Interrupted lines coded with the same letter or letter combinations are electrically connected.

Schematics DevBoard


Revision History


Rev. Code	Date	Ву	Description
А	2015-02-28	Javen	1 Revision A released
В	2015-07-07	Javen	1 DNP R1023 DNP R1435, R1404, Add R1436 DNP R1517,Install R1520 Change Camera J1801 connector Change JTAG J1902 tootprint Change SODIMM J2101 footprint Change R2101 from PU to PD Change J1901 PIN sequence
С	2015-07-14	Javen	1 Add R919-R946,L903-L905 DNP R1436,Install R1404,R1435 Change HP_MIC1N to LINPUT1 Add BT_DISABLE,ECSPI4_SS0,ECSPI4_MOSI,ECSPI4_SCLK for BT Add R2107-R2116 to reduce the VSNVS power consumption due to the TAMPER reason Add L903-L903 as FCC/CC backup Change Camera J1801 connector direction on layout Add C905 Change J1701 from TOP contact to BOT contact for BT


- 3. Device type number is for reference only. The number varies with the manufacturer.
- 4. Special signal usage:
 - _B Denotes Active-Low Signal
 - _B Denotes Active-Low Signal
 <> or [] Denotes Vectored Signals
- 5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.


40 A		Microc	ontroller Sol	utions Gr	oup		
	esca semicondus	Austin, TX	m Cannon Drive W 78735-8598				
		oprietary to Freescale Ser					
		anufacture in whole or in p	art without the exp	ress written pe	rmissic	on	
of Freescale Semicono	uctor.						
		ICAP Classification	n: FCP:	FIUO:	X	PUBI:	
Designer:	Drawing	Title:					
DESIGNER		MCIMX	OL-BB				
Drawn by:	Page Tit	le:					
DRAWN_BY		Title and F	lev History				
Approved:	Size	Document Number					Rev
APPROVER	С		SCH-28616 PDF: S	SPF-28616			С
	Date:	Thursday July 16 201	5 1	Sheet 1	of	18	


i.MX6UL EVK Block Diagram ##### Blcok Diagram Rev 1.0 ##### # MCIMX6UL-BB **EMV SIM Socket** smart card HDMI LCD Camera CAN x2 JTAG Micro USB **USB HOST** OV5642 5MP Silicon Image PIN Header 4.3" TFT 480x272 Freescale MC34901WEF Si19022A DISP CAN x2 CSI/SIM USB OTG1 USB OTG2 JTAG # MCIMX6UL-CM NAND **PWR** eMMC/MicroSD **POWER** NAND/SD2/QSPIA eMMC 4.51 Footprint only Discrete PWR NAND/SDIO/QSPI **QSPI FREESCALE** Micron N25Q256A i.MX6UL x16 bits DDR3/LvDDR3 DRAM Micron 8Gb: MT41K512M16 UART I2C/INT RMII x2 128 UART SD1 **Motion Sensors** SD SLOT **UART-USB** bridge BlueTooth Ethernet x2 (RMII) CODEC eCompass MAG3110FCR2 Full Size Silabs CP2102 FPC Module Accelerometer MMA8563FCR1 100Base-TMicrel KSZ8081 Wolfson WM8960 Gyroscope: FXAS21000CQR1 6501 William Cannon Drive West Austin, TX 78735-8598 freescale™ MCIMX6UL-BB **Block Diagram** SCH-28616 PDF: SPF-28616























BLUETOOTH / SD FULL SOCKET

VPERI_3V3

SD SLOT

for WiFi and SD Accessories




BLUETOOTH FPC


#BT WAKEUP is not used in current SW driver.


NOTE:
The AUX SDIO CARD SOCKET and the BLUETOOTH CABLE CONNECTOR have been designed and tested specifically for use with the WIFI/BT combo card SX-SDCAN-2830BT Developed and sold by Silex Technolgy. The developer may need to consult the datasheet of other WIFI solutions for compatibility with this card socket.

NOTE:


Pin 1 of the cable connector on the Smart Device board is opposite Pin 20 of the WIFI/BT module. For the FFC to lie flat, the pin order number needs to be reversed on the schematics.








ARDUINO_HEADERS





03 1 1	UART_RX	/D0	>>UART2 RXD
2	UART_TX	/D1	UART2 TXD
3	D2		UART2_RTS_BB
4	D3	R1732 A A 1K DNP	UART2 CTS BB
5	D4	R1728 0 DNP	SD1 DATA2
6	D5	R1729 0 DNP R1730 0 DNP	SD1 DATA3
7	D6	R1730 0 DNP	SD1 DATA0
8	D7	R1731 0 DNP	SD1_DATA1

Microcontroller Solutions Group

550 William Carnon Drive West
Australia Tyra735-5598

This document contains information projectery to Freescale Semiconductor and shall not be used for registery to Freescale Semiconductor and shall not be used for registery to Freescale Semiconductor and shall not be used for registery to the state of a part without the express withon permission of Freescale Semiconductor.

Ical Classification F.Op. F.BUC: X. PUBI:

DESIGNER

Drawn by:

DRAWN BY

Page Title:


DRAWN BY


BT/SD


Approved:


APPROVER C. Document Number


SCH-28816 PDF: SPF-28816 C. C.











All pins using ~reset as harden:

PAD UART3_TX_DATA	Default State Output Buffer(LOW) during reset> Output keeper + Input enable after reset done	Simulation Value 0 in real silicon
LCD_DATA00~LCD_DATA23	100K pull down + input enable during reset> Output keeper + Input enable after reset done (this is boot option, we don't need change)	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
UART3_TX_DATA	Output Buffer(LOW) during reset> Output keeper + Input enable after reset done	sjc.ipt_jta_active> PAD (note : sjc.ipt_jta_active also connected to snvs_hp.sec_vio_in_1. This is security related, we don't plan to change	0 in real silicon ALT7

All pins using ~src.en_system_clk as harden :

PAD	Default State	Simulation Value
GPIO1_IO03	100K pull down + input enable during reset> Output keeper + Input enable after reset done	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
GPIO1_IO03	100K pull down + input enable during reset> Output keeper + Input enable after	PAD> ccmsrcmix. src_tester_ack	0 in real silicon
	reset done	This is the requirement of TE test	ALT7

All pins using snvs_hp.snvs_sec_vio_in_5_en as harden :

PAD	Default State	Simulation Value
CSI_PIXCLK	Output keeper + Input enable (snvs_sec_vio_in_5_en is 1'b0 in normal state, so harden is not triggerd in normal state). snvs_sec_vio_in_5_en is controlled by SNVS register. It can be disable or enable.	X (0 or 1 in real silicon)

**		-0.00		roller Solu		oup		
fre	esca semicondu	ie A	01 William Ca ustin, TX 7873	annon Drive We 35-8598	st			
his document contair ingineering design, pr if Freescale Semicon	ocurement or n	nanufacture in who				rmissio	on PLIRI:	
Designer:	Drawing		SHICADON.	FUF.	FIUU.		PUDI.	
DESIGNER	Diawing		MX6UI	L-BB				
Drawn by: DRAWN BY	Page Ti		SIM Dau	ghter				
								Rev
Approved: APPROVER	Size C	Document Num		I-28616 PDF: SI	PF-28616			Č

i.MX6UL IOMUX

NAME	Default	ALTo	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8	PAD DFU
TEST MODE POR B POR B	Table Tabl	LOLITEST MODE ST. POR B ST. RESST B ST. RESTT B ST. RE	gpt2 CLK gpt2 CLKTURE1 gpt2 CAPTURE2 gpt2 CAPTURE2 gpt2 COMPARE1 gpt2 CO	spdf,QUT sail_XT, SVNC sail_XT, SVNC sail_XT, SVNC sail_XT, SVNC sail_XT, SVLC sail_XT	anatop.ENET.REF_CLK_25M ccm.CLO32 ccm.OUTOT anatop.ENET.REF_CLK1 a	ccm.PMIC RDY ccm.MTCP pwm6.OUT pmm6.OUT mgs.REGHT mgs.LEGHT mgs.LE	gpio1.10(31) gpio2.10(1) gpio2.10(1) gpio2.10(2) gpio2.10(3) gpio2.10(3) gpio2.10(4) gpio2.10(5) gpio2.10(6) gpio2.10(7) gpio2.10(7) gpio2.10(8) gpio2.10(9) gpio2.10(1) gpio2.10(1) gpio2.10(1) gpio2.10(1) gpio2.10(1)	sdma_EXT_EVENTION sdma_EXT_EVENTION sdma_EXT_EVENTION sdma_EXT_EVENTION gas_EXT_EVENTION gas_EXT_EXT_EXT_EXT_EXT_EXT_EXT_EXT_EXT_EXT	src. SYSTEM RESET src. ANY PU RESET src. ANY PU RESET src. TESTER, AGX com. RLL3 SPY c	epit.J.OUT epit.J.OUT epit.J.OUT epit.J.OUT epit.J.OUT simi.POWER_FANG, OSC, OBS woods, WDSG_B eccapi.SCLKC w	JOOK PD JOOK PU JOOK PU JOOK PU JOOK PU JOOK PU JOOK PD JOOK PU JOOK P

200		Microc	ontroller So	lutions Gro	oup		
fre	Austin, TX	m Cannon Drive \ 78735-8598					
	ocurement or r	proprietary to Freescale Ser nanufacture in whole or in p ICAP Classification	art without the exp		missio	n PUBI:	
Designer: DESIGNER	Drawin			FIOU.	^_	PUBI.	
Drawn by: DRAWN_BY	Page T	itle:					
Approved: APPROVER	Size C	Document Number	SCH-28616 PDF:	SPF-28616			R
	Date:	Tuesday, July 14, 2015		Sheet 18	of	18	_