


Schematics DevBoard

Revision History

[illegible]

3. Device type number is for reference only. The number varies with the manufacturer.
4. Special signal usage:
 - _B Denotes - Active-Low Signal
 - <> or [] Denotes - Vectored Signals
5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.


		Microcontroller Solutions Group 6501 William Cannon Drive West Austin, TX 78735-6598	
This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.			
Designer: DESIGNER		Drawing Title: MCIMX6UL-BB	
Drawn by: DRAWN_BY		Page Title: Title and Rev History	
Approved: APPROVER		Size C Document Number SCH-28616 PDF: SPF-28616	Rev C
Date: Thursday, July 16, 2015		Sheet 1	of 18

i.MX6UL EVK Block Diagram


Blcok Diagram Rev 1.0

MCIMX6UL-BB

MPN: MCIMX6UL-BB
MPN: MCIMX6UL-CM
Agile No: 28616
Agile No: 28617



freescale semiconductor		Microcontroller Solutions Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.			
ICAP Classification: FCP		FIUQ: X PUBL	
Designer: DESIGNER	Drawing Title: MCIMX6UL-BB		
Drawn by: DRAWN_BY	Page Title: Block Diagram		
Approved: APPROVER	Size C	Document Number SCH-28616 PDF: SPF-28616	Rev C
Date: Tuesday, July 14, 2015		Sheet 2 of 18	



LCD IF


BLT_PWM <> BLT_PWM
 USB_OTG2_OC <> GPIO_3
 USB_OTG1_OC <> GPIO_1
 USB_OTG1_PWR <> GPIO_4
 USB_OTG2_PWR <> GPIO_2

 LCD_DISP <> LCD_DISP
 LCD_PCLK <> LCD_PCLK
 LCD_DE <> LCD_DE
 LCD_HSYNC <> LCD_HSYNC
 LCD_VSYNC <> LCD_VSYNC

 LCD_DATA[23:0] <> ENET2_TXD1
 ECSPH4_SCLK <> ENET2_TXEN
 ECSPH4_MOSI <> ENET2_TX_CLK
 ECSPH4_MISO <> ENET2_RXER
 ECSPH4_SS0 <> ENET2_RXER


 I2C2_SDA <> I2C2_SDA
 I2C2_SCL <> I2C2_SCL

PWR



LCD Standby Mode PWR: 50uW



LCD CN



FPC05050-08100








		Microcontroller Solutions Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.			
Designer: DESIGNER		Drawing Title: MCIMX6UL-BB	
Drawn by: DRAWN_BY		Page Title: LCD	
Approved: APPROVER		Size C	Document Number SCH-28616 PDF: SPF-28616
Date: Tuesday, July 14, 2015		Sheet 4	of 18

HDMI Transmitter




Internal Function	C12CA = LOW	C12CA = HIGH
Transmitter Programming Interface (TPI) device address	0x72	0x76
CEC Programming Interface (CPI) device address	0xC0	0xC4
SI9020-compatible internal registers: first device address	0x72	0x76
SI9020-compatible internal registers: second device address	0x7A	0x7E

EMI/ESD
#Res Overlap with EMI Choke



HDMI TYPEA



Microcontroller Solutions Group
6501 William Cannon Drive West
Austin, TX 78735-8598

This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.

ICAP Classification: FCP: FIUQ: X PUBI:


Designer: DESIGNER	Drawing Title: MCIMX6UL-BB
Drawn by: DRAWN_BY	Page Title: HDMI
Approved: APPROVER	Size C Document Number SCH-28616 PDF: SPF-28616
Date: Tuesday, July 14, 2015	Sheet 5 of 18

USB HOST/OTG

USB_OTG1_DN <<< USB_OTG1_DN
 USB_OTG1_DP <<< USB_OTG1_DP
 USB_OTG2_DN <<< USB_OTG2_DN
 USB_OTG2_DP <<< USB_OTG2_DP

USB_OTG1_PWR <<< USB_OTG1_PWR
 USB_OTG2_PWR <<< USB_OTG2_PWR
 USB_OTG1_ID <<< USB_OTG1_ID
 USB_OTG1_OC <<< USB_OTG1_OC
 USB_OTG2_OC <<< USB_OTG2_OC

USB Client PWR







Need to use MIC5225 for ceramic output cap.


Max output current from MIC5225 is 150mA

$$V_o = 1.24V \times (1 + R_a/R_b)$$

This block is reserved for USB OTG certification test.

USB HOST




 freescale™ semiconductor		Microcontroller Solutions Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.			
		ICAP Classification: FCP: FIUO: X PUBI:	
Designer: DESIGNER		Drawing Title: MCIMX6UL-BB	
Drawn by: DRAWN_BY		Page Title: USB	
Approved: APPROVER		Date: Tuesday, July 14, 2015	
Size C		Document Number SCH-28616 PDF: SPF-28616	
Rev C		Sheet 6 of 18	

Motion Sensor 9-axis


I2C1_SDA
I2C1_SCL
ACC_INT

VPERI_3V3 → R1301 → VSENSOR_3V3


Accelerometer




e-Compass





Gyroscope




 freescale™ semiconductor		Microcontroller Solutions Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.			
ICAP Classification:		FCP:	FIUO: X PUBL:
Designer: DESIGNER	Drawing Title: MCIMX6UL-BB		
Drawn by: DRAWN_BY	Page Title: Sensor		
Approved: APPROVER	Size C		
	Document Number SCH-28616 PDF: SPF-28616	Rev C	
Date:	Tuesday, July 14, 2015	Sheet	8 of 18

Audio Codec

I2C2_SDA
I2C2_SCL
SAI2_SYNC
SAI2_BCLK
SAI2_RXD
SAI2_TXD
SAI2_MCLK
AUD_INT




ENET_MDIO	ENET_MDIO
ENET_MDC	ENET_MDC
ENET1_TXD0	ENET1_TXD0
ENET1_TXD1	ENET1_TXD1
ENET1_TXEN	ENET1_TXEN
ENET1_TX_CLK	ENET1_TX_CLK
ENET1_RXD0	ENET1_RXD0
ENET1_RXD1	ENET1_RXD1
ENET1_RXER	ENET1_RXER
ENET1_CRS_DV	ENET1_CRS_DV
ENET1_nINT	ENET1_nINT
ENET1_nRST	ENET1_nRST




The diagram illustrates the power distribution for the VENET_3V3 supply. It shows a network of resistors (R1516-R1534) and components connected to the 3V3 line. The components are labeled with their functions and the resistors with their values. The connections are as follows:

- ENET1_PHYAD0: 4.7K DNP
- ENET1_PHYAD1: 4.7K DNP
- ENET1_PHYAD2: 4.7K DNP
- ENET1_CONFIG0: 4.7K DNP
- ENET1_CONFIG1: 4.7K DNP
- ENET1_CONFIG2: 4.7K DNP
- ENET1_ISO: 4.7K DNP
- ENET1_LEDONWAYEN: 4.7K DNP
- ENET1_LED1/SPEED: 4.7K DNP
- ENET1_DUPLEX: 4.7K DNP
- ENET1_B-CAST-OFF: 4.7K DNP
- ENET1_NAND_TREE#: 4.7K DNP


VPERI_3V3 → VENET_3V3




2rd LEVEL ESD



ENET_MDIO	ENET_MDIO
ENET_MDC	ENET_MDC
ENET2_TXD0	ENET2_TXD0
ENET2_TXD1	ENET2_TXD1
ENET2_TXEN	ENET2_TXEN
ENET2_TX_CLK	ENET2_TX_CLK
ENET2_RXD0	ENET2_RXD0
ENET2_RXD1	ENET2_RXD1
ENET2_RXER	ENET2_RXER
ENET2_CRSDV	ENET2_CRSDV
ENET2_nINT	ENET2_nINT
ENET_nRST	ENET2_nRST



BLUETOOTH / SD FULL SOCKET




NOTE:
The AUX SDIO CARD SOCKET and the BLUETOOTH CABLE CONNECTOR have been designed and tested specifically for use with the WIFI/BT combo card SX-SDCAN-2830BT. Developed and sold by Silix Technology. The developer may need to consult the datasheet of other WIFI solutions for compatibility with this card socket.



NOTE:
Pin 1 of the cable connector on the Smart Device board is opposite Pin 20 of the WIFI/BT module. For the FFC to lie flat, the pin order number needs to be reversed on the schematics.

BLUETOOTH FPC


BT_WAKEUP is not used in current SW driver.




ARDUINO_HEADERS




I2C2 Pin	CSI Pin
I2C2_SDA	I2C2_SDA
I2C2_SCL	I2C2_SCL
CSI_RST	CSI_RST
CSI_MCLK	CSI_MCLK
CSI_PIXCLK	CSI_PIXCLK
CSI_VSYNC	CSI_VSYNC
CSI_HSYNC	CSI_HSYNC
CSI_PWDN	CSI_PWDN
CSI_DATA[7:0]	CSI_DATA[7:0]




CMOS SENSOR




RSV for SIM



1.5V PWR




2.8V PWR




UART-USB DBG / JTAG

JTAG_nTRST <<< JTAG_nTRST
 JTAG_TDO <<< JTAG_TDO
 JTAG_TDI <<< JTAG_TDI
 JTAG_TMS <<< JTAG_TMS
 JTAG_TCK <<< JTAG_TCK
 POR_B <<< POR_B


UART1_RXD <<< UART1_RXD
 UART1_TXD <<< UART1_TXD



TP for SODIMM MFG



SODIMM 200



NOTE: EMV SIM will be placed on the daughter board

All pins using ~reset as harden :

PAD	Default State	Simulation Value
UART3_TX_DATA	Output Buffer(LOW) during reset --> Output keeper + Input enable after reset done	0 in real silicon
LCD_DATA00~LCD_DATA23	100K pull down + input enable during reset --> Output keeper + Input enable after reset done (this is boot option, we don't need change)	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
UART3_TX_DATA	Output Buffer(LOW) during reset --> Output keeper + Input enable after reset done	sjc.ipt_jta_active --> PAD	0 in real silicon
		(note : sjc.ipt_jta_active also connected to snvs_hp.sec_vio_in_1. This is security related, we don't plan to change it.)	ALT7


All pins using ~src.en_system_clk as harden :

PAD	Default State	Simulation Value
GPIO1_IO03	100K pull down + input enable during reset --> Output keeper + Input enable after reset done	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
GPIO1_IO03	100K pull down + input enable during reset --> Output keeper + Input enable after reset done	PAD --> ccmsrcmix. src_tester_ack	0 in real silicon
		This is the requirement of TE test	ALT7


All pins using snvs_hp.snvs_sec_vio_in_5_en as harden :

PAD	Default State	Simulation Value
CSI_PIXCLK	Output keeper + Input enable (snvs_sec_vio_in_5_en is 1'b0 in normal state, so harden is not triggerd in normal state). snvs_sec_vio_in_5_en is controlled by SNVS register. It can be disable or enable.	X (0 or 1 in real silicon)

		Microcontroller Solutions Group 6501 William Cannon Drive West Austin, TX 78735-8598	
<small>This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.</small>			
ICAP Classification:		FCP:	FIUQ: X PUBL:
Designer: DESIGNER	Drawing Title: MCIMX6UL-BB		
Drawn by: DRAWN_BY	Page Title: EMV SIM Daughter		
Approved: APPROVER	Size C	Document Number SCH-28616 PDF: SPF-28616	Rev C
Date: Tuesday, July 14, 2015		Sheet 17 of 18	

i.MX6UL IOMUX

NAME	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8	PAD DPU
TEST_MODE	tcu.TEST_MODE	tcu.TEST_MODE	tcu.TEST_MODE								100K PD
PCOR_B	src.POR	src.POR	src.POR								100K PU
CMC_PMIC_STBY_REQ	src.RESET_B	src.RESET_B	src.RESET_B								100K PU
SNVS_PMIC_ON_REQ	snvs_lp_wrapper.SNVS_WAKEUP_ALARM	snvs_lp_wrapper.SNVS_WAKEUP_ALARM	snvs_lp_wrapper.SNVS_WAKEUP_ALARM								100K PU
BOOT_MODE0	src.BOOT_MODE[0]	src.BOOT_MODE[0]	src.BOOT_MODE[0]								100K PD
BOOT_MODE1	src.BOOT_MODE[1]	src.BOOT_MODE[1]	src.BOOT_MODE[1]								100K PD
SNVS_TAMPER0	snvs_lp_wrapper.SNVS_TD1	snvs_lp_wrapper.SNVS_TD1	snvs_lp_wrapper.SNVS_TD1								100K PD
SNVS_TAMPER1	snvs_lp_wrapper.SNVS_TD1	snvs_lp_wrapper.SNVS_TD1	snvs_lp_wrapper.SNVS_TD1								100K PD
SNVS_TAMPER2	snvs_lp_wrapper.SNVS_TD1	snvs_lp_wrapper.SNVS_TD1	snvs_lp_wrapper.SNVS_TD1								100K PD
SNVS_TAMPER3	snvs_lp_wrapper.SNVS_TD1	snvs_lp_wrapper.SNVS_TD1	snvs_lp_wrapper.SNVS_TD1								100K PD
SNVS_TAMPER4	snvs_lp_wrapper.SNVS_TD1	snvs_lp_wrapper.SNVS_TD1	snvs_lp_wrapper.SNVS_TD1								100K PD
SNVS_TAMPER5	snvs_lp_wrapper.SNVS_TD1	snvs_lp_wrapper.SNVS_TD1	snvs_lp_wrapper.SNVS_TD1								100K PD
SNVS_TAMPER6	snvs_lp_wrapper.SNVS_TD1	snvs_lp_wrapper.SNVS_TD1	snvs_lp_wrapper.SNVS_TD1								100K PD
SNVS_TAMPER7	snvs_lp_wrapper.SNVS_TD1	snvs_lp_wrapper.SNVS_TD1	snvs_lp_wrapper.SNVS_TD1								100K PD
SNVS_TAMPER8	snvs_lp_wrapper.SNVS_TD1	snvs_lp_wrapper.SNVS_TD1	snvs_lp_wrapper.SNVS_TD1								100K PD
SNVS_TAMPER9	snvs_lp_wrapper.SNVS_TD1	snvs_lp_wrapper.SNVS_TD1	snvs_lp_wrapper.SNVS_TD1								100K PD
JTAG_MOD	src.MOD	src.MOD	src.MOD								100K PU
JTAG_TMS	src.TMS	src.TMS	src.TMS								47K PU
JTAG_TDO	src.TDO	src.TDO	src.TDO								100K PU
JTAG_TCK	src.TCK	src.TCK	src.TCK								47K PU
JTAG_TRST_B	src.TRSTB	src.TRSTB	src.TRSTB								47K PU
GPIO1_I000	gpio1.I000	gpio1.I000	gpio1.I000								47K PU
GPIO1_I001	gpio1.I001	gpio1.I001	gpio1.I001								47K PU
GPIO1_I002	gpio1.I002	gpio1.I002	gpio1.I002								47K PU
GPIO1_I003	gpio1.I003	gpio1.I003	gpio1.I003								47K PU
GPIO1_I004	gpio1.I004	gpio1.I004	gpio1.I004								47K PU
GPIO1_I005	gpio1.I005	gpio1.I005	gpio1.I005								47K PU
GPIO1_I006	gpio1.I006	gpio1.I006	gpio1.I006								47K PU
GPIO1_I007	gpio1.I007	gpio1.I007	gpio1.I007								47K PU
GPIO1_I008	gpio1.I008	gpio1.I008	gpio1.I008								47K PU
GPIO1_I009	gpio1.I009	gpio1.I009	gpio1.I009								47K PU
UART1_TX	uart1.TX	uart1.TX	uart1.TX								47K PU
UART1_RX	uart1.RX	uart1.RX	uart1.RX								47K PU
UART1_CTS	uart1.CTS	uart1.CTS	uart1.CTS								47K PU
UART1_RTS	uart1.RTS	uart1.RTS	uart1.RTS								47K PU
UART2_TX	uart2.TX	uart2.TX	uart2.TX								47K PU
UART2_RX	uart2.RX	uart2.RX	uart2.RX								47K PU
UART2_CTS	uart2.CTS	uart2.CTS	uart2.CTS								47K PU
UART2_RTS	uart2.RTS	uart2.RTS	uart2.RTS								47K PU
UART3_TX	uart3.TX	uart3.TX	uart3.TX								47K PU
UART3_RX	uart3.RX	uart3.RX	uart3.RX								47K PU
UART3_CTS	uart3.CTS	uart3.CTS	uart3.CTS								47K PU
UART3_RTS	uart3.RTS	uart3.RTS	uart3.RTS								47K PU
UART4_TX	uart4.TX	uart4.TX	uart4.TX								47K PU
UART4_RX	uart4.RX	uart4.RX	uart4.RX								47K PU
UART4_CTS	uart4.CTS	uart4.CTS	uart4.CTS								47K PU
UART4_RTS	uart4.RTS	uart4.RTS	uart4.RTS								47K PU
ENET1_RXD0	enet1.RXDA[0]	enet1.RXDA[0]	enet1.RXDA[0]								47K PU
ENET1_RXD1	enet1.RXDA[1]	enet1.RXDA[1]	enet1.RXDA[1]								47K PU
ENET1_CRS_DV	enet1.CRS_DV	enet1.CRS_DV	enet1.CRS_DV								47K PU
ENET1_TXD0	enet1.TXDA[0]	enet1.TXDA[0]	enet1.TXDA[0]								47K PU
ENET1_TXD1	enet1.TXDA[1]	enet1.TXDA[1]	enet1.TXDA[1]								47K PU
ENET1_TXEN	enet1.TX_EN	enet1.TX_EN	enet1.TX_EN								47K PU
ENET1_TXCLK	enet1.TX_CLK	enet1.TX_CLK	enet1.TX_CLK								47K PU
ENET1_RXER	enet1.RX_ER	enet1.RX_ER	enet1.RX_ER								47K PU
ENET1_RXD0	enet1.RXDA[0]	enet1.RXDA[0]	enet1.RXDA[0]								47K PU
ENET1_RXD1	enet1.RXDA[1]	enet1.RXDA[1]	enet1.RXDA[1]								47K PU
ENET1_CRS_DV	enet1.CRS_DV	enet1.CRS_DV	enet1.CRS_DV								47K PU
ENET1_TXD0	enet1.TXDA[0]	enet1.TXDA[0]	enet1.TXDA[0]								47K PU
ENET1_TXD1	enet1.TXDA[1]	enet1.TXDA[1]	enet1.TXDA[1]								47K PU
ENET1_TXEN	enet1.TX_EN	enet1.TX_EN	enet1.TX_EN								47K PU
ENET1_TXCLK	enet1.TX_CLK	enet1.TX_CLK	enet1.TX_CLK								47K PU
ENET1_RXER	enet1.RX_ER	enet1.RX_ER	enet1.RX_ER								47K PU
LCD_CLK	lcd.CLK	lcd.CLK	lcd.CLK								47K PU
LCD_ENABLE	lcd.ENABLE	lcd.ENABLE	lcd.ENABLE								47K PU
LCD_HSYNC	lcd.HSYNC	lcd.HSYNC	lcd.HSYNC								47K PU
LCD_VSYNC	lcd.VSYNC	lcd.VSYNC	lcd.VSYNC								47K PU
LCD_DATA00	lcd.DATA[0]	lcd.DATA[0]	lcd.DATA[0]								47K PU
LCD_DATA01	lcd.DATA[1]	lcd.DATA[1]	lcd.DATA[1]								47K PU
LCD_DATA02	lcd.DATA[2]	lcd.DATA[2]	lcd.DATA[2]								47K PU
LCD_DATA03	lcd.DATA[3]	lcd.DATA[3]	lcd.DATA[3]								47K PU
LCD_DATA04	lcd.DATA[4]	lcd.DATA[4]	lcd.DATA[4]								47K PU
LCD_DATA05	lcd.DATA[5]	lcd.DATA[5]	lcd.DATA[5]								47K PU
LCD_DATA06	lcd.DATA[6]	lcd.DATA[6]	lcd.DATA[6]								47K PU
LCD_DATA07	lcd.DATA[7]	lcd.DATA[7]	lcd.DATA[7]								47K PU
LCD_DATA08	lcd.DATA[8]	lcd.DATA[8]	lcd.DATA[8]								47K PU
LCD_DATA09	lcd.DATA[9]	lcd.DATA[9]	cd.DATA[9]								47K PU
LCD_DATA10	lcd.DATA[10]	lcd.DATA[10]	cd.DATA[10]								47K PU
LCD_DATA11	lcd.DATA[11]	lcd.DATA[11]	cd.DATA[11]								47K PU
LCD_DATA12	lcd.DATA[12]	lcd.DATA[12]	cd.DATA[12]								47K PU
LCD_DATA13	lcd.DATA[13]	lcd.DATA[13]	cd.DATA[13]								47K PU
LCD_DATA14	lcd.DATA[14]	lcd.DATA[14]	cd.DATA[14]								47K PU
LCD_DATA15	lcd.DATA[15]	lcd.DATA[15]	cd.DATA[15]								47K PU
LCD_DATA16	lcd.DATA[16]	lcd.DATA[16]	cd.DATA[16]								47K PU
LCD_DATA17	lcd.DATA[17]	lcd.DATA[17]	cd.DATA[17]								47K PU
LCD_DATA18	lcd.DATA[18]	lcd.DATA[18]	cd.DATA[18]								47K PU
LCD_DATA19	lcd.DATA[19]	lcd.DATA[19]	cd.DATA[19]								47K PU
LCD_DATA20	lcd.DATA[20]	lcd.DATA[20]	cd.DATA[20]								47K PU
LCD_DATA21	lcd.DATA[21]	lcd.DATA[21]	cd.DATA[21]								47K PU
LCD_DATA22	lcd.DATA[22]	lcd.DATA[22]	cd.DATA[22]								47K PU
LCD_DATA23	lcd.DATA[23]	lcd.DATA[23]	cd.DATA[23]								47K PU
NAND_RE_B	rawand.RE_B	rawand.RE_B	rawand.RE_B								47K PU
NAND_WE_B	rawand.WE_B	rawand.WE_B	rawand.WE_B								47K PU
NAND_DATA00	rawand.DATA00	rawand.DATA00	rawand.DATA00								47K PU
NAND_DATA01	rawand.DATA01	rawand.DATA01	rawand.DATA01								47K PU
NAND_DATA02	rawand.DATA02	rawand.DATA02	rawand.DATA02								47K PU
NAND_DATA03	rawand.DATA03	rawand.DATA03	rawand.DATA03								47K PU
NAND_DATA04	rawand.DATA04	rawand.DATA04	rawand.DATA04								47K PU
NAND_DATA05	rawand.DATA05	rawand.DATA05	rawand.DATA05								47K PU
NAND_DATA06	rawand.DATA06	rawand.DATA06	rawand.DATA06								47K PU
NAND_DATA07	rawand.DATA07	rawand.DATA07	rawand.DATA07								47K PU
NAND_ALE	rawand.ALE	rawand.ALE	rawand.ALE								47K PU
NAND_WP_B	rawand.WP_B	rawand.WP_B	rawand.WP_B								47K PU
NAND_READY_B	rawand.READY_B	rawand.READY_B	rawand.READY_B								47K PU
NAND_CEO_B	rawand.CEO_B	rawand.CEO_B	rawand.CEO_B								47K PU
NAND_CLE	rawand.CLE	rawand.CLE	rawand.CLE								47K PU
tsmp.DND_DOS	tsmp.DND_DOS	tsmp.DND_DOS	tsmp.DND_DOS								47K PU
SD1_CMD	sd1.CMD	sd1.CMD	sd1.CMD								47K PU
SD1_CLK	sd1.CLK	sd1.CLK	sd1.CLK								47K PU
SD1_DATA0	sd1.DATA0	sd1.DATA0	sd1.DATA0								47K PU
SD1_DATA1	sd1.DATA1	sd1.DATA1	sd1.DATA1								47K PU
SD1_DATA2	sd1.DATA2	sd1.DATA2	sd1.DATA2								47K PU
SD1_DATA3	sd1.DATA3	sd1.DATA3	sd1.DATA3								47K PU
SD1_DATA4	sd1.DATA4	sd1.DATA4	sd1.DATA4								47K PU
SD1_DATA5	sd1.DATA5	sd1.DATA5	sd1.DATA5								47K PU
SD1_DATA6	sd1.DATA6	sd1.DATA6	sd1.DATA6								47K PU
SD1_DATA7	sd1.DATA7	sd1.DATA7	sd1.DATA7								47K PU

 Microcontroller Solutions Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.	
Designer: DESIGNER Drawn by: DRAWN_BY Approved: APPROVER	Drawing Title: MCIMX6UL-BB Page Title: IOMUX Size C Document Number SCH-28616 PDF: SPF-28616 Date: Tuesday, July 14, 2015 Sheet 18 of 18