

Figure with connection of RGB LEDs on Nexys A7 board UP





Table with color settings **UP**

RGB LED	Artix-7 pin names	Red	Yellow	Green
LD16	N15, M16, R12	1,0,0	1,1,0	0,1,0
LD17	N16, R11, G14	1,0,0	1,1,0	0,1,0

2. Traffic light controller

State diagram UP



VHDL code of sequential process p_traffic_fsm UP

```
p_traffic_fsm : process(clk)
begin
    if rising_edge(clk) then
        if (reset = '1') then
                                     -- Synchronous reset
            s_state <= STOP1 ;</pre>
                                     -- Set initial state
            s_cnt <= c_ZERO;</pre>
                                      -- Clear all bits
        elsif (s_en = '1') then
             -- Every 250 ms, CASE checks the value of the s_state
            -- variable and changes to the next state according
            -- to the delay value.
            case s_state is
                 -- If the current state is STOP1, then wait 1 sec
                 -- and move to the next GO_WAIT state.
                 when STOP1 =>
                     -- Count up to c_DELAY_1SEC
                     if (s_cnt < c_DELAY_1SEC) then</pre>
                         s_cnt <= s_cnt + 1;
                     else
                         -- Move to the next state
                         s_state <= WEST_GO;</pre>
                         -- Reset local counter value
                         s_cnt <= c_ZERO;
                     end if;
                 when WEST_GO =>
                     -- Count up to c_DELAY_4SEC
                     if (s_cnt < c_DELAY_4SEC) then</pre>
                         s_cnt <= s_cnt + 1;
                         -- Move to the next state
                         s_state <= WEST_WAIT;</pre>
```


```
-- Reset local counter value
                          s_cnt <= c_ZERO;</pre>
                     end if;
                 when WEST WAIT =>
                      -- Count up to c_DELAY_2SEC
                     if (s_cnt < c_DELAY_2SEC) then</pre>
                         s_cnt <= s_cnt + 1;
                     else
                          -- Move to the next state
                         s_state <= STOP2;</pre>
                          -- Reset local counter value
                          s_cnt <= c_ZERO;</pre>
                     end if;
                     when STOP2 =>
                     -- Count up to c_DELAY_1SEC
                     if (s_cnt < c_DELAY_1SEC) then</pre>
                          s_cnt <= s_cnt + 1;
                     else
                          -- Move to the next state
                          s_state <= SOUTH_GO;</pre>
                          -- Reset local counter value
                          s_cnt <= c_ZERO;</pre>
                     end if;
                 when SOUTH_GO =>
                     -- Count up to c_DELAY_4SEC
                     if (s_cnt < c_DELAY_4SEC) then</pre>
                         s_cnt <= s_cnt + 1;
                          -- Move to the next state
                          s_state <= SOUTH_WAIT;</pre>
                          -- Reset local counter value
                          s_cnt <= c_ZERO;</pre>
                     end if;
                 when SOUTH_WAIT =>
                     -- Count up to c_DELAY_2SEC
                     if (s_cnt < c_DELAY_2SEC) then</pre>
                          s_cnt <= s_cnt + 1;
                     else
                          -- Move to the next state
                         s_state <= STOP1;</pre>
                          -- Reset local counter value
                          s_cnt <= c_ZERO;
                     end if;
                 -- It is a good programming practice to use the
                 -- OTHERS clause, even if all CASE choices have
                 -- been made.
                 when others =>
                     s_state <= STOP1;</pre>
             end case;
        end if; -- Synchronous reset
    end if; -- Rising edge
end process p_traffic_fsm;
```


VHDL code of combinatorial process p_output_fsm UP

```
p_output_fsm : process(s_state)
begin
    case s_state is
    when STOP1 =>
        south_o <= "100"; -- Red (RGB = 100)
        west_o <= "100"; -- Red (RGB = 100)</pre>
```

```
when WEST_GO =>
          south_o <= "100"; -- Red (RGB = 100)
           west_o <= "010"; -- Green (RGB = 010)
       when WEST_WAIT =>
           south_o <= "100"; -- Red (RGB = 100)
           west_o <= "110"; -- Yellow (RGB = 110)
       when STOP2 =>
           south_o <= "100";
                             -- Red (RGB = 100)
           west_o <= "100";
                             -- Red (RGB = 100)
       when SOUTH_GO =>
          south_o <= "010"; -- Green (RGB = 010)
           west_o <= "100"; -- Red (RGB = 100)
       when SOUTH_WAIT =>
           south_o <= "110"; -- Yellow (RGB = 110)
           west_o <= "100"; -- Red (RGB = 100)
       when others =>
          south_o <= "100"; -- Red
           west_o <= "100"; -- Red
   end case;
end process p_output_fsm;
```

Simulation screenshots UP






3. Smart controller

State table **UP**

State	Lights west	Lights south	Delay	Cars from both directions	Car from north	Car from east	No cars
WEST_GO	Green	Red	min 3 sec	WEST_WAIT	WEST_WAIT	WEST_GO	WEST_GO
WEST_WAIT	Yellow	Red	0,5 sec	SOUTH_GO	SOUTH_GO	SOUTH_GO	SOUTH_GO
SOUTH_GO	Red	Green	min 3	SOUTH_GO	SOUTH_GO	WEST_GO	SOUTH_GO
SOUTH_WAIT	Red	Yellow	0,5 sec	WEST_GO	WEST_GO	WEST_GO	WEST_GO

State diagram UP



VHDL code of sequential process p_smart_traffic_fsm UP

```
p_smart_traffic_fsm : process(clk)
begin
    if rising_edge(clk) then
        if (reset = '1') then
                                      -- Synchronous reset
            s_state <= WEST_GO; -- Set initial state</pre>
             s_cnt <= c_ZERO;</pre>
                                      -- Clear all bits
        elsif (s en = '1') then
             case s_state is
                 when WEST_GO =>
                     if (s_cnt < c_DELAY_3SEC) then</pre>
                          s_cnt <= s_cnt + 1;</pre>
                     elsif (south_i = '1' and west_i = '1') then
                          -- Priority from the right
                          s_state <= WEST_WAIT;</pre>
                          s_cnt <= c_ZERO;</pre>
                     elsif (south_i = '1') then
                          s_state <= WEST_WAIT;</pre>
                          s_cnt <= c_ZERO;
                     elsif (west_i = '1') then
                          s_state <= WEST_GO;</pre>
                          s_cnt <= c_ZERO;
                     end if;
                 when WEST WAIT =>
                     if (s_cnt < c_DELAY_05SEC) then</pre>
                          s_cnt <= s_cnt + 1;
                     else
                          s state <= SOUTH GO;
                          s cnt <= c ZERO;
                     end if;
```

```
when SOUTH_GO =>
                      if (s_cnt < c_DELAY_3SEC) then</pre>
                          s_cnt <= s_cnt + 1;
                      elsif (south_i = '1' and west_i = '1') then
                          -- Priority from the right
                          s_state <= SOUTH_GO;</pre>
                          s_cnt <= c_ZERO;</pre>
                      elsif (south_i = '1') then
                          s_state <= SOUTH_GO;</pre>
                          s_cnt <= c_ZERO;</pre>
                      elsif (west_i = '1') then
                          s_state <= SOUTH_WAIT;</pre>
                          s_cnt <= c_ZERO;</pre>
                      end if;
                 when SOUTH_WAIT =>
                      if (s_cnt < c_DELAY_05SEC) then</pre>
                          s_cnt <= s_cnt + 1;
                      else
                          s_state <= WEST_GO;</pre>
                          s_cnt <= c_ZERO;</pre>
                      end if;
                 when others =>
                      s_state <= SOUTH_GO;</pre>
             end case;
        end if; -- Synchronous reset
    end if; -- Rising edge
end process p_smart_traffic_fsm;
```