



# 02-logic

**Images** 

README.md

# **Preparation tasks**

Dec. equivalent	B[1:0]	A[1:0]	B is greater than A	B equals A	B is less than A
0	0 0	0 0	0	1	0
1	0 0	0 1	0	0	1
2	0 0	1 0	0	0	1
3	0 0	1 1	0	0	1
4	0 1	0 0	1	0	0
5	0 1	0 1	0	1	0
6	0 1	1 0	0	0	1
7	0 1	1 1	0	0	1
8	1 0	0 0	1	0	0
9	10	0 1	1	0	0

3 minutes ago

3 minutes ago

Dec. equivalent	B[1:0]	A[1:0]	B is greater than	B equals A	B is less than
10	1 0	1 0	0	1	0
11	1 0	1 1	0	0	1
12	11	0 0	1	0	0
13	11	0 1	1	0	0
14	11	1 0	1	0	0
15	11	1 1	0	1	0

## A 2-bit comparator

B greater than A		A1~A0		B equal A		A1~A0					
		01	11	10			00	01	11	10	
B1 B0	00	0	0	0	0	(	00	1	0	0	0
	01	1	0	0	0	B1 B0	01	0	1	0	0
	11	1	1	0	1		11	0	0	1	0
	10	1	1	0	0	:	10	0	0	0	1
B less than A		A1	A0								
		00	01	11	10						
B1 B0	00	0	1	1	1						
	01	0	0	1	1						
	11	0	0	0	0						
	10	0	0	1	0						

# Simplified SoP and PoS

$$greater_{SoP}^{min.} = B1 \cdot \overline{A0} \cdot \overline{A1} + B0 \cdot \overline{A0} + B0 \cdot B1 \cdot \overline{A1}$$
$$less_{PoS}^{min.} = (A0 + A1) (\overline{B1} + A0) (\overline{B0} + A0) (\overline{B0} + A1) (\overline{B0} + \overline{B1})$$

# My EDA playground example

• https://www.edaplayground.com/x/f8rK

## A 4-bit comparator

#### VHDL architecture - design.vhd

```
entity comparator 4bit is
   port(
                  : in std_logic_vector(4 - 1 downto 0);
       a_i
                    : in std logic vector(4 - 1 downto 0);
       bі
       B_greater_A_o : out std_logic;
       B_equals_A_o : out std_logic;
       B_less_A_o
                  : out std_logic
   );
end entity comparator 4bit;
-- Architecture body for 4-bit binary comparator
architecture Behavioral of comparator 4bit is
begin
   B_greater_A_o \leftarrow (b_i > a_i) else '0';
   B_{equals} = (b_i = a_i) else (0);
   B_{less}A_o <= '1' when (b_i < a_i) else '0';
end architecture Behavioral;
```

#### VHDL stimulus - testbench.vhd

```
p stimulus : process
begin
    -- Report a note at the begining of stimulus process
    report "Stimulus process started" severity note;
    s_b <= "0000"; s_a <= "0000"; wait for 100 ns;
    assert ((s_B_greater_A = '0') and (s_B_equals_A = '1') and (s_B_less_A = '0'))
    report "Test failed for input combination: 0000, 0000" severity error;
    s b <= "0101"; s a <= "1001"; wait for 100 ns;
    assert ((s_B_greater_A = '0') and (s_B_equals_A = '0') and (s_B_less_A = '1'))
    report "Test failed for input combination: 0101, 1001" severity error;
    s_b <= "0111"; s_a <= "1000"; wait for 100 ns;
    assert ((s_B_greater_A = '0') and (s_B_equals_A = '0') and (s_B_less_A = '1'))
    report "Test failed for input combination: 0111, 1000" severity error;
    s_b <= "0101"; s_a <= "0001"; wait for 100 ns;
    assert ((s_B_greater_A = '1') and (s_B_equals_A = '0') and (s_B_less_A = '0'))
    report "Test failed for input combination: 0101, 0001" severity error;
    s_b <= "1111"; s_a <= "1111"; wait for 100 ns;
    assert ((s_B_greater_A = '0') and (s_B_equals_A = '1') and (s_B_less_A = '0'))
    report "Test failed for input combination: 1111, 1111" severity error;
```

```
s_b <= "0001"; s_a <= "0001"; wait for 100 ns;
    assert ((s_B_greater_A = '0') and (s_B_equals_A = '1') and (s_B_less_A = '0'))
    report "Test failed for input combination: 0001, 0001" severity error;
    s_b <= "0101"; s_a <= "1001"; wait for 100 ns;
    assert ((s_B_greater_A = '0') and (s_B_equals_A = '0') and (s_B_less_A = '1'))
    report "Test failed for input combination: 0101, 1001" severity error;
    s_b <= "1111"; s_a <= "0000"; wait for 100 ns;
    assert ((s_B_greater_A = '1') and (s_B_equals_A = '0') and (s_B_less_A = '0'))
    report "Test failed for input combination: 0101, 1001" severity error;
    s_b <= "0111"; s_a <= "0001"; wait for 100 ns;
    assert ((s_B_greater_A = '1') and (s_B_equals_A = '0') and (s_B_less_A = '0'))
    report "Test failed for input combination: 0001, 1111" severity error;
    -- Intentional mistake
    s_b <= "0101"; s_a <= "1101"; wait for 100 ns;
    assert ((s_B_greater_A = '0') and (s_B_equals_A = '1') and (s_B_less_A = '0'))
    report "Test failed for input combination: 0101, 1101" severity error;
    -- Report a note at the end of stimulus process
    report "Stimulus process finished" severity note;
    wait;
end process p stimulus;
```

### Simulator console output

```
analyze design.vhd
analyze testbench.vhd
elaborate tb_comparator_4bit
testbench.vhd:53:9:@0ms:(report note): Stimulus process started
testbench.vhd:93:16:@1us:(assertion error): Test failed for input combination: 0101, 1101
testbench.vhd:98:9:@1us:(report note): Stimulus process finished
Finding VCD file...
./dump.vcd
```

#### 4-bit simulation EPWave



### My EDA playground example

https://www.edaplayground.com/x/j9C7