
☐ xhruby28 / Digital-electronics-1



01-gates

My GitHub repository

De Morgan's laws simulation

С	b	а	f(c,b,a)
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

VHDL Code

```
library ieee;
                       -- Standard library
use ieee.std_logic_1164.all;-- Package for data types and logic operations
-- Entity declaration
------
entity gates is
   port(
                             -- Data input
      a_i : in std_logic;
      b_i : in std_logic;
                                 -- Data input
      c_i : in std_logic;
                                 -- Data input
      f_o : out std_logic;
                                 -- output function
      fnand_o : out std_logic;
                                 -- NAND output function
      fnor_o : out std_logic
                                 -- NOR output function
   );
end entity gates;
-- Architecture body
______
architecture dataflow of gates is
begin
   fo <= ((not b i) and a i) or ((not c i) and (not b i));
   fnand_o <= not (not (not b_i and a_i) and not(not b_i and not c_i));</pre>
   fnor_o <= not (b_i or not a_i) or not (c_i or b_i);</pre>
end architecture dataflow;
```

Simulation screenshot



EDA Playground De Morgan's laws example

EDA Playground source code

Distributive laws simulation

```
f1 = f2

• f1 = x \cdot y + x \cdot z

• f2 = x \cdot (y + z)

f3 = f4

• f3 = (x + y) \cdot (x + z)


• f4 = x + (y \cdot z)
```

z	у	х	f1	f2	f3	f4
0	0	0	0	0	0	0
0	0	1	0	0	1	1
0	1	0	0	0	0	0
0	1	1	1	1	1	1
1	0	0	0	0	0	0
1	0	1	1	1	1	1
1	1	0	0	0	1	1
1	1	1	1	1	1	1

VHDL Code

```
library ieee;
                          -- Standard library
use ieee.std_logic_1164.all; -- Package for data types and logic operations
______
-- Entity declaration
entity gates is
    port(
        x_i : in std_logic;
        y_i : in std_logic;
              : in std_logic;
        z i
        f1_o : out std_logic;
        f2_o : out std_logic;
        f3_o : out std_logic;
        f4_o : out std_logic
    );
end entity gates;
-- Architecture body
architecture dataflow of gates is
begin
    f1_o \leftarrow (x_i \text{ and } y_i) \text{ or } (x_i \text{ and } z_i);
    f2_o \leftarrow x_i \text{ and } (y_i \text{ or } z_i);
    f3_o \leftarrow (x_i or y_i) and (x_i or z_i);
    f4_o \leftarrow x_i \text{ or } (y_i \text{ and } z_i);
end architecture dataflow;
```

Simulation screenshot



EDA Playground Distributive laws example

EDA Playground source code