#### ☐ xhruby28 / Digital-electronics-1



README.md

**Images** 

display

README.md

### 0

13 minutes ago

15 minutes ago

1 minute ago


# 04-segment

### Content

- 1. Preparation tasks
  - Figure with connection of 7-segment displays on Nexys A7 board
  - Decoder truth table
- 2. Seven-segment display decoder
  - VHDL architecture for hex\_7seg.vhd
  - VHDL stimulus process for tb\_hex\_7seg.vhd
  - Simulation screenshot for hex 7seg.vhd
  - VHDL code from top.vhd
- 3. LED(7:4) indicators
  - o Truth table
  - VHDL code for LEDs(7:4) from top.vhd
  - Simulation screenshot for top.vhd

## 1. Preparation tasks

### Figure with connection of 7-segment displays on Nexys A7 board UP



#### Decoder truth table **UP**

Hex	Inputs	Α	В	С	D	E	F	G
0	0000	0	0	0	0	0	0	1
1	0001	1	0	0	1	1	1	1

Hex	Inputs	Α	В	С	D	E	F	G
2	0010	0	0	1	0	0	1	0
3	0011	0	0	0	0	1	1	0
4	0100	1	0	0	1	1	0	0
5	0101	0	1	0	0	1	0	0
6	0110	0	1	0	0	0	0	0
7	0111	0	0	1	1	1	1	1
8	1000	0	0	0	0	0	0	0
9	1001	0	0	0	0	1	0	0
А	1010	0	0	0	1	0	0	0
b	1011	1	1	0	0	0	0	0
С	1100	0	1	1	0	0	0	1
d	1101	1	0	0	0	0	1	0
Е	1110	0	1	1	0	0	0	0
F	1111	0	1	1	1	0	0	0

## 2. Seven-segment display decoder

### VHDL architecture for hex\_7seg.vhd UP

```
seg o <= "0010010";
                                   -- 2
           when "0011" =>
              seg_o <= "0000110"; -- 3
           when "0100" =>
              seg o <= "1001100"; -- 4
           when "0101" =>
              seg_o <= "0100100"; -- 5
           when "0110" =>
              seg o <= "0100000"; -- 6
           when "0111" =>
              seg_o <= "0001111"; -- 7
           when "1000" =>
              seg_o <= "0000000"; -- 8
           when "1001" =>
              seg_o <= "0000100"; -- 9
           when "1010" =>
              seg_o <= "0001000"; -- A
           when "1011" =>
              seg_o <= "1100000"; -- B
           when "1100" =>
              seg o <= "0000111"; -- C
           when "1101" =>
              seg_o <= "1000010"; -- D
           when "1110" =>
              seg_o <= "0110000"; -- E
           when others =>
              seg_o <= "0111000"; -- F
       end case;
   end process p_7seg_decoder;
end Behavioral;
```

#### VHDL stimulus process for tb\_hex\_7seg.vhd UP

```
p_stimulus : process
begin
    -- Report a note at the begining of stimulus process
    report "Stimulus process started" severity note;

s_hex <= "0000"; wait for 100 ns;

s_hex <= "0001"; wait for 100 ns;

s_hex <= "0010"; wait for 100 ns;

s_hex <= "0011"; wait for 100 ns;

s_hex <= "0100"; wait for 100 ns;

s_hex <= "0100"; wait for 100 ns;

s_hex <= "0110"; wait for 100 ns;</pre>
```

```
s_hex <= "0111"; wait for 100 ns;

s_hex <= "1000"; wait for 100 ns;

s_hex <= "1001"; wait for 100 ns;

s_hex <= "1010"; wait for 100 ns;

s_hex <= "1011"; wait for 100 ns;

s_hex <= "1100"; wait for 100 ns;


s_hex <= "1101"; wait for 100 ns;

s_hex <= "1110"; wait for 100 ns;

s_hex <= "1110"; wait for 100 ns;

report "Stimulus process finished" severity note; wait;
end process p_stimulus;</pre>
```

#### Simulation screenshot for hex\_7seg.vhd UP



### VHDL code from top.vhd UP

```
entity top is
    Port
    (
        SW : in STD_LOGIC_VECTOR (4 - 1 downto 0);
                                                         --Input binary data
        CA : out STD_LOGIC;
                                                         --Cathod A
        CB : out STD_LOGIC;
                                                         --Cathod B
        CC : out STD_LOGIC;
                                                         --Cathod C
        CD : out STD_LOGIC;
                                                         --Cathod D
        CE : out STD_LOGIC;
                                                         --Cathod E
        CF : out STD_LOGIC;
                                                         --Cathod F
        CG : out STD_LOGIC;
                                                         --Cathod G
        LED : out STD_LOGIC_VECTOR (8 - 1 downto 0);
                                                         --LED indicators
        AN : out STD_LOGIC_VECTOR (8 - 1 downto 0)
                                                         --Common anode signals to
     );
```

```
end top;
architecture behavioral of top is
begin
    hex2seg : entity work.hex_7seg
         port map(
              hex_i
                      => SW,
              seg_o(6) \Rightarrow CA,
              seg_o(5) \Rightarrow CB,
              seg_o(4) \Rightarrow CC,
              seg_o(3) \Rightarrow CD,
              seg_o(2) \Rightarrow CE,
              seg_o(1) \Rightarrow CF,
              seg_o(0) \Rightarrow CG
         );
    AN <= b"1111_0111";
                                                                    -- Connect one common anod
    LED(3 downto 0) <= SW;
                                                                    -- Display input value
end architecture behavioral;
```

## 3. LED(7:4) indicators

#### Truth table **UP**

Hex	Inputs	LED4	LED5	LED6	LED7
0	0000	1	0	0	0
1	0001	0	0	1	1
2	0010	0	0	0	1
3	0011	0	0	1	0
4	0100	0	0	0	1
5	0101	0	0	1	0
6	0110	0	0	0	0
7	0111	0	0	1	0
8	1000	0	0	0	1
9	1001	0	0	1	0

Hex	Inputs	LED4	LED5	LED6	LED7
А	1010	0	1	0	0
b	1011	0	1	1	0
С	1100	0	1	0	0
d	1101	0	1	1	0
Е	1110	0	1	0	0
F	1111	0	1	1	0

#### VHDL code for LEDs(7:4) from top.vhd UP

### Simulation screenshot for top.vhd UP

