
☐ xhruby28 / Digital-electronics-1



07-ffs

Content

- 1. Preparation tasks
 - Characteristic equations
 - Tables for D, JK, T flip-flops
- 2. D latch
 - VHDL code of process p_d_latch
 - VHDL reset and stimulus processes from the testbench tb_d_latch.vhd
 - Simulation screenshot
- 3. Flip-flops
 - o D type flip-flop with an async reset
 - VHDL code of process p_d_ff_arst
 - VHDL clock, reset and stimulus processes from the testbench tb_d_ff_arst.vhd
 - Simulation screenshot of D type flip-flop with an async reset
 - o D type flip-flop with a sync reset
 - VHDL code of process p_d_ff_rst
 - VHDL clock, reset and stimulus processes from the testbench tb_d_ff_rst.vhd
 - Simulation screenshot of D type flip-flop with an sync reset
 - JK type flip-flop with a sync reset
 - VHDL code of process p_jk_ff_rst
 - VHDL clock, reset and stimulus processes from the testbench tb_jk_ff_rst.vhd
 - Simulation screenshot of JK type flip-flop with a sync reset
 - T type flip-flop with a sync reset

- VHDL code of process p_t_ff_rst
- VHDL clock, reset and stimulus processes from the testbench tb_t_ff_rst.vhd
- Simulation screenshot of T type flip-flop with a sync reset
- 4. Shift register
 - Shift register schematic

1. Preparation tasks

Characteristic equations **UP**

$$\begin{aligned} q_{n+1}^D &= d \\ q_{n+1}^{JK} &= j \cdot \bar{q_n} + \bar{k} \cdot q_n \\ q_{n+1}^T &= t \cdot \bar{q_n} + \bar{t} \cdot q_n \end{aligned}$$

Tables for D, JK, T flip-flops UP

clk	d	q(n)	q(n+1)	Comments
↑	0	0	0	Sampled and stored
1	0	1	0	Sampled and stored
1	1	0	1	Sampled and stored
1	1	1	1	Sampled and stored

clk	j	k	q(n)	q(n+1)	Comments
1	0	0	0	0	No change
1	0	0	1	1	No change
↑	0	1	0	0	Reset
↑	0	1	1	0	Reset
↑	1	0	0	1	Set
↑	1	0	1	1	Set
1	1	1	0	1	Toggle (=invert)
↑	1	1	1	0	Toggle (=invert)

clk	t	q(n)	q(n+1)	Comments
CIK		4(11)	9(1111)	Comments
1	0	0	0	No change
↑	0	1	1	No change
1	1	0	1	Toggle (=invert)
1	1	1	0	Toggle (=invert)

2. D latch

VHDL code of process p_d_latch UP

VHDL reset and stimulus processes from the testbench tb_d_latch.vhd UP

```
-- Reset generation process
p_reset_gen : process
begin
    s_arst <= '0';
    wait for 40 ns;
     -- Reset activated
     s_arst <= '1';
    wait for 50 ns;
     --Reset deactivated
     s_arst <= '0';
    wait for 85 ns;
    s_arst <= '1';
    wait;
end process p_reset_gen;
-- Data generation process
p_stimulus : process
begin
    report "Stimulus process started" severity note;
    s_d <= '0';
    s_en <= '0';
    --d sekv (en <= '0')
   wait for 10 ns;
    s_d <= '1';
   wait for 10 ns;
    s_d <= '0';
   wait for 5 ns;
    assert ((s_arst = '0') and (s_en = '0') and (s_q = 'U') and (s_qbar = 'U'))
```

```
report "Test failed for reset low, en low when s_d = '0'"
    severity error;
wait for 5 ns;
s_d <= '1';
wait for 10 ns;
s_d <= '0';
wait for 10 ns;
s_d <= '1';
wait for 5 ns;
assert ((s_arst = '1') and (s_en = '0') and (s_q = '0') and (s_qbar = '1'))
report "Test failed for reset high, en low when s d = '1'"
    severity error;
wait for 5 ns;
s_d <= '0';
s_en <= '1';
--d sekv (en <= '1')
wait for 10 ns;
s_d <= '1';
wait for 10 ns;
s_d <= '0';
wait for 10 ns;
s_d <= '1';
wait for 10 ns;
s_d <= '0';
wait for 5 ns;
assert ((s_arst = '0') and (s_en = '1') and (s_q = '0') and (s_qbar = '1'))
report "Test failed for reset low, en high when s_d = '0'"
    severity error;
wait for 5 ns;
s d <= '0';
s_en <= '0';
--d sekv (en <= '0')
wait for 10 ns;
s_d <= '1';
wait for 5 ns;
assert ((s_arst = '0') and (s_en = '0') and (s_q = '0') and (s_qbar = '1'))
report "Test failed for reset low, en low when s_d = '1'"
    severity error;
wait for 5 ns;
s_d <= '0';
wait for 10 ns;
s_d <= '1';
wait for 10 ns;
s_d <= '0';
wait for 10 ns;
s d <= '0';
s_en <= '1';
--d sekv (en <= '1')
wait for 5 ns;
```

```
assert ((s_arst = '0') and (s_en = '1') and (s_q = '0') and (s_q_bar = '1'))
report "Test failed for reset low, en high when s_d = '0'"
    severity error;

wait for 5 ns;
s_d <= '1';
wait for 6 ns;

assert ((s_arst = '1') and (s_en = '1') and (s_q = '0') and (s_q_bar = '1'))
report "Test failed for reset high, en high when s_d = '1'"
    severity error;</pre>
```

∷≡


README.md



```
s_d <= '1';
wait for 10 ns;
s_d <= '0';
wait for 10 ns;

report "Stimulus process finished" severity note;
wait;
end process p_stimulus;</pre>
```

Simulation screenshot UP



3. Flip-flops

- D type flip-flop with an async reset


VHDL code of process p_d_ff_arst UP

VHDL clock, reset and stimulus processes from the testbench tb_d_ff_arst.vhd UP

```
-- Clock generation process
______
p_clk_gen : process
begin
   while now < 40 ms loop
      s clk 100MHz <= '0';
      wait for c_CLK_100MHZ_PERIOD / 2;
      s_clk_100MHz <= '1';
      wait for c_CLK_100MHZ_PERIOD / 2;
   end loop;
   wait;
end process p clk gen;
______
-- Reset generation process
-----
p_reset_gen : process
begin
   s arst <= '0';
   wait for 28 ns;
   -- Reset activated
   s arst <= '1';
   wait for 13 ns;
   s_arst <= '0';
   wait for 17 ns;
   s_arst <= '1';
   wait for 33 ns;
   s_arst <= '1';
end process p_reset_gen;
______
-- Data generation process
p_stimulus : process
begin
   report "Stimulus process started" severity note;
   s_d <= '0';
   wait for 14 ns;
   s d <= '1';
   wait for 5 ns;
   assert ((s_arst = '0') and (s_q = '1') and (s_q_bar = '0'))
   report "Test failed for reset low, after clk rising when s_d = '1'"
      severity error;
   wait for 5 ns;
   s_d <= '0';
   wait for 5 ns;
   assert ((s_arst = '1') and (s_q = '0') and (s_qbar = '1'))
   report "Test failed for reset high, after clk rising when s_d = '0'"
      severity error;
```

```
wait for 5 ns;
    s_d <= '1';
   wait for 10 ns;
    s d <= '0';
    wait for 10 ns;
    s_d <= '1';
    wait for 10 ns;
    s_d <= '0';
   wait for 10 ns;
    s d <= '1';
   wait for 10 ns;
    s_d <= '0';
    wait for 10 ns;
    s_d <= '1';
    wait for 8 ns;
    assert ((s_arst = '0') and (s_q = '1') and (s_q_bar = '0'))
    report "Test failed for reset high, before clk rising when s_d = '1'"
        severity error;
   wait for 2 ns;
    s_d <= '0';
   wait for 10 ns;
    s_d <= '1';
   wait for 10 ns;
    s_d <= '0';
    report "Stimulus process finished" severity note;
   wait;
end process p_stimulus;
```

Simulation screenshot of D type flip-flop with an async reset UP



- D type flip-flop with a sync reset

VHDL code of process p_d_ff_rst_UP


```
end if;
end if;
end process p_d_ff_rst
```

VHDL clock, reset and stimulus processes from the testbench tb_d_ff_rst.vhd UP

```
-- Clock generation process
______
p_clk_gen : process
begin
  while now < 40 ms loop
     s clk 100MHz <= '0';
     wait for c_CLK_100MHZ_PERIOD / 2;
     s_clk_100MHz <= '1';
     wait for c_CLK_100MHZ_PERIOD / 2;
   end loop;
  wait;
end process p_clk_gen;
______
-- Reset generation process
______
p_reset_gen : process
begin
  s_rst <= '0';
  wait for 28 ns;
  -- Reset activated
  s rst <= '1';
  wait for 13 ns;
  s_rst <= '0';
  wait for 17 ns;
  s_rst <= '1';
  wait for 33 ns;
  s rst <= '1';
end process p_reset_gen;
______
-- Data generation process
______
p_stimulus : process
begin
  report "Stimulus process started" severity note;
  s d <= '0';
  wait for 14 ns;
  s_d <= '1';
  wait for 5 ns;
   assert ((s_rst = '0') and (s_q = '1') and (s_q_bar = '0'))
   report "Test failed for reset low, after clk rising when s_d = '1'"
     severity error;
```

```
wait for 5 ns;
    s d <= '0';
   wait for 5 ns;
    assert ((s rst = '1') and (s q = '0') and (s q bar = '1'))
    report "Test failed for reset high, after clk rising when s_d = '0'"
        severity error;
    wait for 5 ns;
    s d <= '1';
   wait for 10 ns;
    s_d <= '0';
   wait for 10 ns;
    s_d <= '1';
    wait for 10 ns;
    s_d <= '0';
   wait for 10 ns;
    s d <= '1';
   wait for 10 ns;
    s_d <= '0';
    wait for 10 ns;
    s_d <= '1';
    wait for 8 ns;
    assert ((s_rst = '0') and (s_q = '1') and (s_q_bar = '0'))
    report "Test failed for reset high, before clk rising when s_d = '1'"
        severity error;
   wait for 2 ns;
    s_d <= '0';
    wait for 10 ns;
    s_d <= '1';
   wait for 10 ns;
    s_d <= '0';
    report "Stimulus process finished" severity note;
   wait;
end process p_stimulus;
```

Simulation screenshot of D type flip-flop with a sync reset UP



- JK type flip-flop with a sync reset

VHDL code of process p_jk_ff_rst UP

```
p_jk_ff_rst : process (clk)
begin
    if rising_edge(clk) then
        if (rst = '1') then
```

```
s_q <= '0';
        else
             if (j = '0') and k = '0') then
                 s_q \le s_q;
             elsif (j = '0') and k = '1') then
                 s_q <= '0';
             elsif (j = '1' and k = '0') then
                 s_q <= '1';
             elsif (j = '1' and k = '1') then
                 s_q \leftarrow not s_q;
             end if;
        end if;
    end if;
end process p_jk_ff_rst;
  <= s_q;
q_bar <= not s_q;</pre>
```


VHDL clock, reset and stimulus processes from the testbench tb_jk_ff_rst.vhd UP

```
-- Clock generation process
_____
p_clk_gen : process
begin
  while now < 40 ms loop
     s_clk_100MHz <= '0';
     wait for c_CLK_100MHZ_PERIOD / 2;
     s clk 100MHz <= '1';
     wait for c_CLK_100MHZ_PERIOD / 2;
  end loop;
  wait;
end process p_clk_gen;
______
-- Reset generation process
______
p_reset_gen : process
begin
  s rst<= '0';
  wait for 28 ns;
  -- Reset activated
  s rst <= '1';
  wait for 13 ns;
  s_rst <= '0';
  wait for 17 ns;
  s_rst <= '1';
  wait for 33 ns;
  s_rst <= '1';
```

```
end process p_reset_gen;
______
-- Data generation process
______
p_stimulus : process
begin
   report "Stimulus process started" severity note;
   s_j <= '0';
   s_k <= '0';
   wait for 40 ns;
   s_j <= '0';
   s_k <= '0';
   wait for 2 ns;
   assert ((s_rst = '0') and (s_j = '0') and (s_k = '0') and (s_q = '0') and (s_q = '1')
   report "'No change' failed for reset low, after clk rising when s_j = '0' and s_k = '0'"
       severity error;
   wait for 3 ns;
   s_j <= '1';
   s_k <= '0';
   wait for 2 ns;
   assert ((s rst = '0') and (s j = '1') and (s k = '0') and (s q = '1') and (s q bar = '0'))
   report "'Set' failed for reset low, after clk rising when s_j = '1' and s_k = '0'"
       severity error;
   wait for 3 ns;
   s_j <= '0';
   s_k <= '1';
   wait for 2 ns;
   assert ((s_rst = '0') \text{ and } (s_j = '0') \text{ and } (s_k = '1') \text{ and } (s_q = '1') \text{ and } (s_q = '0'))
   report "'Reset' failed for reset low, before clk rising when s_j = '0' and s_k = '1'"
       severity error;
   wait for 3 ns;
   s_j <= '1';
   s_k <= '1';
   wait for 2 ns;
   assert ((s_rst = '0') and (s_j = '1') and (s_k = '1') and (s_q = '0') and (s_q = '1'))
   report "'Toggle' failed for reset low, after clk rising when s_j = '1' and s_k = '1'"
       severity error;
   wait for 3 ns;
   wait for 40 ns;
   s_j <= '0';
   s_k <= '0';
   wait for 5 ns;
   s_j <= '1';
   s_k <= '0';
   wait for 5 ns;
   s_j <= '0';
   s_k <= '1';
   wait for 5 ns;
   s_j <= '1';
```

```
s_k <= '1';
report "Stimulus process finished" severity note;
wait;
end process p_stimulus;</pre>
```

Simulation screenshot of JK type flip-flop with a sync reset UP



- T type flip-flop with a sync reset

VHDL code of process p_t_ff_rst UP

```
p_t_ff_rst : process (clk)
begin
    if rising_edge(clk) then
        if (rst = '1') then
            s_q <= '0';

    elsif (t = '1') then
            s_q <= not s_q;

    end if;
end process p_t_ff_rst;

q    <= s_q;
q_bar <= not s_q;</pre>
```


VHDL clock, reset and stimulus processes from the testbench tb_t_ff_rst.vhd UP

```
______
p_reset_gen : process
begin
   s_rst<= '0';
   wait for 28 ns;
   -- Reset activated
   s_rst <= '1';
   wait for 13 ns;
   s rst <= '0';
   wait for 17 ns;
   s rst <= '1';
   wait for 33 ns;
   s_rst <= '1';
end process p_reset_gen;
-----
-- Data generation process
______
p_stimulus : process
   report "Stimulus process started" severity note;
   s t <= '0';
   wait for 42 ns;
   assert ((s_rst = '0') \text{ and } (s_t = '0') \text{ and } (s_q = '0') \text{ and } (s_q \text{bar} = '1'))
   report "'No change' failed for reset low, after clk rising when s_t = '0'"
       severity error;
   wait for 3 ns;
   s t <= '1';
   wait for 2 ns;
   assert ((s_rst = '0') and (s_t = '1') and (s_q = '1') and (s_qbar = '0'))
   report "'Toggle' failed for reset low, after clk rising when s_t = '1'"
       severity error;
   wait for 3 ns;
   s_t <= '0';
   wait for 2 ns;
   assert ((s_rst = '0') and (s_t = '0') and (s_q = '1') and (s_q_bar = '0'))
   report "'No change' failed for reset low, before clk rising when s_t = '0'"
       severity error;
   wait for 3 ns;
   s_t <= '1';
   wait for 3 ns;
   assert ((s_rst = '0') \text{ and } (s_t = '1') \text{ and } (s_q = '0') \text{ and } (s_q \text{bar} = '1'))
   report "'Toggle' failed for reset low, after clk rising when s_t = '1'"
       severity error;
   wait for 2 ns;
   wait for 40 ns;
```

```
s_t <= '0';
wait for 5 ns;
s_t <= '1';
wait for 5 ns;
s_t <= '0';
wait for 5 ns;
s_t <= '1';

report "Stimulus process finished" severity note;
wait;
end process p_stimulus;</pre>
```

Simulation screenshot of T type flip-flop with a sync reset UP



4. Shift register

Shift register schematic UP

