


### Parallel Computing

#### CUDA - I

Mohamed Zahran (aka Z) mzahran@cs.nyu.edu http://www.mzahran.com



·											
GPU Computing Applications											
Libraries and Middleware											
cuDNN TensorRT	cuFFT, cuBLAS, cuRAND, cuSPARSE		CULA MAGMA		Thrust NPP	100000000	IPL, SVM, enCurrent	PhysX, OptiX, iRay		MATLAB Mathematica	
Programming Languages											
C	C ++		Fortran		Java, Pytho Wrappers	I DIFECTION		mnuta		irectives ., OpenACC)	
CUDA-enabled NVIDIA GPUs											
Turing Architecture (Compute capabilities 7.x)		The state of the s	RIVE/JETSON AGX Xavier Ge		eForce 2000 Series		Quadro RTX Series		Ţ	Tesla T Series	
Volta Architecture (Compute capabilities 7.x)		DRIVE/JETSON AGX Xavier							10	esla V Series	
Pascal Architecture (Compute capabilities 6.x)		Tegra X2		Ge	GeForce 1000 Series		Quadro P Series		T	Tesla P Series	
Maxwell Architecture (Compute capabilities 5.x)		Tegra X1		Ge	GeForce 900 Series		Quadro M Series		Т	Tesla M Series	
	Kepler Architecture (Compute capabilities 3.x)		legra K1		GeForce 700 Series GeForce 600 Series		Quadro K Series		Т	Tesla K Series	
		E/	EMBEDDED C		ONSUMER DESKTOP, LAPTOP		PROFESSIONAL WORKSTATION		0	DATA CENTER	

Source: CUDA Toolkit Documentation by NVIDIA

## Parallel Computing on a GPU

- GPUs deliver up to 13,800+ GFLOPS (FP32)
  - Available in laptops, clusters, etc.
- GPU parallelism is doubling almost every year
- Programming model scales transparently
  - Data parallelism



**GeForce RTX 3080** 

- Programmable in C/C++ (and other languages) with CUDA tools
- Multithreaded SPMD model uses application data parallelism and thread parallelism.


[SPMD = Single Program Multiple Data]

#### **Compute Capability**

	"Fermi"	"Fermi"	"Kepler"	"Kepler"	"Maxwell"	"Pascal"	"Volta"	"Turing"	"Ampere"
Tesla GPU	GF100	GF104	GK104	GK110	GM200	GP100	GV100	TU104	GA100
Compute Capability	2.0	2.1	3.0	3.5	5.3	6.0	7.0	7.0	8.0
Streaming Multiprocessors (SMs)	16	16	8	15	24	56	84	72	128
FP32 CUDA Cores / SM	32	32	192	192	128	64	64	64	64
FP32 CUDA Cores	512	512	1,536	2,880	3,072	3,584	5,376	4,608	8,192
FP64 Units	2=2	87-0	512	960	96	1,792	2,688	: <del>-1</del>	4,096
Tensor Core Units							672	576	512
Threads / Warp	32	32	32	32	32	32	32	32	32
Max Warps / SM	48	48	64	64	64	64	64	64	64
Max Threads / SM	1,536	1,536	2,048	2,048	2,048	2,048	2,048	2,048	2,048
Max Thread Blocks / SM	8	8	16	16	32	32	32	32	32
32-bit Registers / SM	32,768	32,768	65,536	65,536	65,536	65,536	65,536	65,536	65,536
Max Registers / Thread	63	63	63	255	255	255	255	255	255
Max Threads / Thread Block	1,024	1,024	1,024	1,024	1,024	1,024	1,024	1,024	1,024
Shared Memory Size Configs	16 KB	16 KB	16 KB	16 KB	96 KB	64 KB	Config	Config	Config
	48 KB	48 KB	32 KB	32 KB			Up To	Up To	Up To
			48 KB	48 KB			96 KB	96 KB	164 KB
Hyper-Q	No	No	No	Yes	Yes	Yes	Yes	Yes	Yes
Dynamic Parallelism	No	No	No	Yes	Yes	Yes	Yes	Yes	Yes
Unified Memory	No	No	No	No	No	Yes	Yes	Yes	Yes
Pre-Emption	No	No	No	No	No	Yes	Yes	Yes	Yes
Sparse Matrix	No	No	No	No	No	No	No	No	Yes

#### CUDA

- Compute Unified Device Architecture
- Integrated host+device app C program
  - Serial or modestly parallel parts in host C code
  - Highly parallel parts in device SPMD kernel C code



```
#include <stdio.h>
   #include <cuda.h> /* Header file for CUDA */
3
4
   /* Device code: runs on GPU */
5
   __global__ void Hello(void) {
6
      printf("Hello from thread %d!\n", threadIdx.x);
   } /* Hello */
9
10
   /* Host code: Runs on CPU */
11
12
   int main(int argc, char* argv[]) {
13
      int thread_count; /* Number of threads to run on GPU */
14
15
      thread\_count = strtol(argv[1], NULL, 10);
16
                         /* Get thread_count from command line */
17
18
      Hello <<<1, thread_count>>>();
19
                         /* Start thread_count threads on GPU, */
20
21
      cudaDeviceSynchronize(); /* Wait for GPU to finish */
23
      return 0:
      /* main */
24
```

```
#include <stdio.h>
   #include <cuda.h> /* Header file for CUDA */
3
   /* Device code: runs on GPU */
4
   __global__ void Hello(void) {
6
7
      printf("Hello from thread %d!\n", threadIdx.x);
8
      /* Hello */
9
10
   /* Host code: Runs on CPU */
11
   int main(int argc, char* argv[]) {
12
                            /* Number of threads to run on GPU */
13
      int thread_count;
14
      thread\_count = strtol(argv[1], NULL, 10);
15
                          /* Get thread_count from command line */
16
17
18
      Hello <<<1, thread_count>>>();
19
                          /* Start thread_count threads on GPU, */
20
      cudaDeviceSynchronize();
                                      /* Wait for GPU to finish */
21
22
23
      return 0:
      /* main */
24
```


#### \$ ./cuda\_hello 10

#### and the output of will be

```
Hello from thread 0!
Hello from thread 1!
Hello from thread 2!
Hello from thread 3!
Hello from thread 4!
Hello from thread 5!
Hello from thread 6!
Hello from thread 7!
Hello from thread 8!
Hello from thread 9!
```


#### Parallel Threads

- A CUDA kernel is executed by an array of threads
  - All threads run the same code (the SP in SPMD)
  - Each thread has an ID that it uses to compute memory addresses and make control decisions



#### Thread Blocks

- Divide monolithic thread array into multiple blocks
  - Threads within a block cooperate via shared memory, atomic operations and barrier synchronization, ...
  - Threads in different blocks cannot cooperate



### Very similar to a C functionTo be executed on device

- Launched by the host

- All threads will execute that same code in the kernel.



• 1D, 2D, or 3D organization of a Grid

• gridDim.x, gridDim.y, gridDim.z are the size of the grid in number of blocks



- 1D, 2D, or 3D organization of a block
- Block is assigned to an SM
  blockDim.x, blockDim.y, blockDim.z are block dimensions counted as null are block dimensions counted as number of threads
  - blockldx.x, blockldx.y, blockldx.z are indices of the block within a GRID.

• threadIdx.x, threadIdx.y, threadIdx.z are the index within a block

#### Decisions you have to make as a GPU programmers:

- 1. Which part(s) of the program will be executed on the GPU?
- 2. How many total threads will you spawn?
- 3. How many blocks? That is: how many threads per block?
- 4. What will be the geometry of the block (1D, 2D, or 3D)?
- 5. What will be the geometry of the grid (1D, 2D, or 3D)?

#### IDs

 Each thread uses IDs to decide what data to work on


Block ID: 1D or 2D or 3D


Thread ID: 1D, 2D, or 3D

 Simplifies memory addressing when processing multidimensional data

- Image processing
- Solving PDEs on volumes

**—** ...





```
// Compute vector sum C = A+B
void vecAdd(float* A, float* B, float* C, int n)
  for (i = 0, i < n, i++)
                                  GPU friendly!
    C[i] = A[i] + B[i];
int main()
    // Memory allocation for A h, B h, and C h
    // I/O to read A h and B h, N elements
    vecAdd(A h, B_h, C_h, N);
```


```
Part 1
#include <cuda.h>
void vecAdd(float* A, float* B, float* C, int n)
                                                              Device Memory
                                               Host Memory
 int size = n* sizeof(float);
 float* A_d, B_d, C_d;
                                                                    GPU
                                                  CPU
                                                                   Part 2
1. // Allocate device memory for A, B, and C
  // copy A and B to device memory
                                                           Part 3
2. // Kernel launch code – to have the device
  // to perform the actual vector addition
```

3. // copy C from the device memory

// Free device vectors

## CUDA Memory Model

- Global memory
  - Main means of communicating R/W Data between host and device
  - Contents visible to all threads
  - Long latency access
- Shared memory:
  - Per SM
  - Shared by all threads in a block




### CPU & GPU Memory

- In CUDA, host and devices have separate memory spaces.
  - But in recent GPUs we have Unified Memory Access
- If GPU and CPU are on the same chip,
   then they share memory space → fusion

Host


#### cudaMalloc()

- Allocates object in the device Global Memory
- Requires two parameters
  - Address of a pointer to the allocated object
  - Size of of allocated object
- cudaFree()
  - Frees object from device Global Memory
    - Pointer to freed object




#### **Example:** Grid Block (0, 0) **Block (1, 0)** WIDTH = 64;float\* Md **Shared Memory Shared Memory** int size = WIDTH \* WIDTH \* sizeof(float); Registers Registers Registers Registers cudaMalloc((void\*\*)&Md, size); Thread (0, 0) Thread (1, 0) Thread (0, 0) Thread (1, 0) cudaFree(Md); Global Host **Memory**

- cudaMemcpy()
  - memory data transfer
  - Requires four parameters
    - Pointer to destination
    - Pointer to source
    - Number of bytes copied
    - Type of transfer
      - Host to Host
      - Host to Device
      - Device to Host
      - Device to Device
- Asynchronous transfer



#### Important!

cudaMemcpy() cannot be used to copy between different GPUs in multi-GPUs system



cudaMemcpy(Md, M, size, cudaMemcpyHostToDevice);

cudaMemcpy(M, Md, size, cudaMemcpyDeviceToHost);

### Note About Error Handling

- Almost all API calls return success or failure.
- The type of the outcome is: cudaError\_t
- Success → cudaSuccess
- Translate the error code to an error message:
- char \* cudaGetErrorString (cudaError\_t error)

```
void vecAdd(float* A, float* B, float* C, int n)
 int size = n * sizeof(float);
  float* A d, * B d, * C d;
1. // Transfer A and B to device memory
  cudaMalloc((void **) &A_d, size);
  cudaMemcpy(A_d, A, size, cudaMemcpyHostToDevice);
  cudaMalloc((void **) &B_d, size);
  cudaMemcpy(B_d, B, size, cudaMemcpyHostToDevice);
   // Allocate device memory for
   cudaMalloc((void **) &C d, size);
                                                       How to launch a kernel?
2. // Kernel invocation code – to be shown later
3. // Transfer C from device to host
   cudaMemcpy(C, C_d, size, cudaMemcpyDeviceToHost);
    // Free device memory for A, B, C
   cudaFree(A_d); cudaFree(B_d); cudaFree (C_d);
```

```
int vecAdd(float* A, float* B, float* C, int n)
{
  // A_d, B_d, C_d allocations and copies omitted
  // Run ceil(n/256) blocks of 256 threads each
  vecAddKernel<<<ceil(n/256),256>>>(A_d, B_d, C_d, n);
}
  #blocks #threads/blks
```


```
// Each thread performs one pair-wise addition
__global__
void vecAddkernel(float* A_d, float* B_d, float* C_d, int n)
{
   int i = threadIdx.x + blockDim.x * blockIdx.x;
   if(i<n) C_d[i] = A_d[i] + B_d[i];
}</pre>
```

# Unique ID 1D grid of 1D blocks

blockIdx.x \*blockDim.x + threadIdx.x;

# Unique ID 1D grid of 2D blocks

blockIdx.x \* blockDim.x \* blockDim.y + threadIdx.y \* blockDim.x + threadIdx.x;



# Unique ID Example: 1D grid of 3D blocks

```
blockIdx.x * blockDim.x * blockDim.y * blockDim.z + threadIdx.z * blockDim.y * blockDim.x + threadIdx.y * blockDim.x + threadIdx.y * blockDim.x + threadIdx.x:
```

# Unique ID Example: 2D grid of 1D blocks

```
int blockId = blockIdx.y * gridDim.x +
blockIdx.x;
```

```
int threadId = blockId * blockDim.x +
threadIdx.x;
```

### Unique ID

It is all a question of how to index data using thread and block IDs.

You can generate unique IDs for any combination of block and grid dimensions.


#### Kernels


		Executed on the:	Only callable from the:
device	<pre>float DeviceFunc()</pre>	device	device
global	<pre>void KernelFunc()</pre>	device	host
host	float HostFunc()	host	host


- global defines a kernel function. Must return void
- <u>device</u> and <u>host</u> can be used together
- For functions executed on the device:
  - No static variable declarations inside the function
  - No indirect function calls through pointers

#### **Data Parallelism:**

We can safely perform many arithmetic operations on the data structures in a simultaneous manner.







C adopts row-major placement approach when storing 2D matrix in linear memory address.

A Simple main function: executed at the host

```
// Matrix multiplication on the (CPU) host
void MatrixMulOnHost(float* M, float* N, float* P, int Width)
  for (int i = 0; i < Width; ++i)
     for (int j = 0; j < Width; ++j) {
        double sum = 0;
        for (int k = 0; k < Width; ++k) {
          double a = M[i * Width + k];
          double b = N[k * Width + j];
          sum += a * b;
        P[i * Width + j] = sum;
```

```
void MatrixMultiplication(float* M, float* N, float* P, int Width)
  int size = Width * Width * sizeof(float):
  float* Md, Nd, Pd:
1. // Transfer M and N to device memory
  cudaMalloc((void**) &Md, size);
  cudaMemcpy(Md, M, size, cudaMemcpyHostToDevice);
  cudaMalloc((void**) &Nd. size):
  cudaMemcpy(Nd, N, size, cudaMemcpyHostToDevice);
  // Allocate P on the device
  cudaMalloc((void**) &Pd, size);
2. // Kernel invocation code - to be shown later
  . . .
// Transfer P from device to host
  cudaMemcpy(P, Pd, size, cudaMemcpyDeviceToHost);
  // Free device matrices
  cudaFree(Md): cudaFree(Nd): cudaFree (Pd):
```

```
// Matrix multiplication kernel - thread specification
__global__ void MatrixMulKernel(float* Md, float* Nd, float* Pd, int Width)
                                                                                               Nd
  // 2D Thread ID
  int tx = threadIdx.x:
  int ty = threadIdx.y;
                                                                                                                       k
  // Pvalue stores the Pd element that is computed by the thread
  float Pvalue = 0:
  for (int k = 0: k < Width: ++k)
                                                                                                    tx
     float Mdelement = Md[tv * Width + k]:
     float Ndelement = Nd[k * Width + txl:
     Pvalue += Mdelement * Ndelement:
  // Write the matrix to device memory each thread writes one element
  Pd[tv * Width + tx] = Pvalue:
                                                                                               Pd
                                                         Md
                                                                                                                      ty
                                                                                                    tx
     The Kernel Function
```

### More On Specifying Dimensions

```
// Setup the execution configuration
dim3 dimGrid(x, y, z);
dim3 dimBlock(x, y, z);
```

```
// Launch the device computation threads! MatrixMulKernel<<<dimGrid, dimBlock>>>(Md, Nd, Pd, Width);
```

#### Important:


- dimGrid and dimBlock are user defined
- gridDim and blockDim are built-in predefined variable accessible in kernel functions

#### Be Sure To Know:

- Maximum dimensions of a block
- Maximum number of threads per block
- Maximum dimensions of a grid
- Maximum number of blocks per grid

## Tools: Compiler: NVCC nvcc -o prog prog.cu

Integrated C programs with CUDA extensions



#### Conclusions

- Data parallelism is the main source of scalability for parallel programs
- Each CUDA source file can have a mixture of both host and device code.
- What we learned today about CUDA:
  - KernelA<<< nBlk, nTid >>>(args)
  - cudaMalloc()
  - cudaFree()
  - cudaMemcpy()
  - gridDim and blockDim
  - threadIdx and blockIdx
  - dim3