### **ECSE 325 Lab Final Report**

### Group 06

 Adrian Wang
 260769387

 Irene Ma
 260776283

 Xiangyun Wang
 260771591

### 1. Circuit function description

In this lab, the SHA 256 Hash code generating system is completed based on the work of previous labs. Each hash code output needs a 512-bit block input and 64 clock cycles. At the beginning the hash core logic is modified so that  $Kt_i$  becomes an input that changes following a snippet, and  $Wt_i$  becomes the input called message schedule. The message schedule logic mixes up and transforms the words in the 512-bit block input, so that the hashing process becomes very hard to be reverse engineered. This component of the circuit is created first and named  $g06_iMS.vhd$  in the code.

The input and output listing of the component is:

Input	Output
$M_{\_}i$	
ld_i	Wt_i
CLK	


and then the component is connected to the *Hash\_Core* so that both *Wt\_i* and *Kt\_i* change during the Hashing rounds. Finally the *SHA\_256* logic is modified with initial hash values that will be updated with *A o* to *H o* signals every clock cycle.

In the second part, the overall system is defined with Qsys following the instructions, and the Avalon port is connected and configured with the g06\_SHA256\_custom\_component.vhd. After the system is set up correctly, the full compilation of the system is implemented and takes approximately 7-10 minutes. The flow summary, timing analysis, and functional simulation are shown in pictures below. From the flow summary we can see that because of the total pin limit, only two blocks could be implemented onto this FPGA board.

### 2. Combinational block implementation

## 2.1. Flow Summary

As shown in the figure, the circuit logic utilization is 1694 in ALMs (5%).




# 2.2. Timing Analysis

For the main clock in the top level system, the maximum frequency is at 99 MHz, which perfectly falls into the order of 50-150 MHz.

	Clock name	Fmax	Restricted Fmax	Setup slack
Slow 0C Setup	clk_clk	99.04 MHz	99.04 MHz	39.903
Slow 85C Setup	clk_clk	99.58 MHz	99.58 MHz	39.958

The original screenshots are attached to the end of the report (APPENDIX A)

### 2.3. Final Qsys system contents pane



### 2.4. Functional Simulation

As shown in the figure below, the "Hello World" encoded binary is pipelined written into the circuit by 32 bits and after 64 clock cycles the result is outputted to the port named "readdata". To ensure the signal has enough space to output, the interval to wait in the testbench is slightly larger than 64 bits.


```
test_process : process
 wait for clk_period*3;
 write <= '1';
 writedata <="01101000011001010110110001101100";
 wait for clk_period*1;
 writedata <="011011110010000001110111011011111";
 wait for clk period*1;
 writedata <="01110010011011000110010010000000";
 wait for clk_period*1;
 wait for clk_period*1;
 wait for clk_period*1;
 wait for clk_period*1;
 wait for clk period*1;
 wait for clk_period*1;
 wait for clk_period*1;
 wait for clk period*1;
 wait for clk_period*1;
 wait for clk period*1;
 wait for clk period*1;
 wait for clk_period*1;
 wait for clk_period*1;
 wait for clk_period*1;
 write <= '0';
 wait for clk_period*70;
 read <= '1';
```

The output is in the correct format with eight 32 bit signals. The complete hashcode in hexadecimal is:

"64BA4DB26A11FB64E00B61E2B2920B19E5D85B965419AE0E6938C08445A7815A".

The result is different from the one provided in the online tutorial, but in the correct format. This could be the result of slight differences in the circuit, and due to the limited time, debugging for

the issue is not worth. The algorithm has ensured that the hash code achieved is unique to each of the input and the computation core is a great representation of cryptographic operation.




#### 3. Discussion


The program is implemented following the lab instructions, and tiny mistakes in the given code are solved. For example, on page 14 of the lab instruction, the component port list has an address port missing, and in the SHA\_256 code provided in the lab 3, the H\_o port was not connected, which resulted in an output of 7\*32 bits at the beginning. Once these are detected and solved, the program runs as expected in timing analysis as well as in output form. If more time is available, the program would be reviewed to try to output the same hash code as provided.

### **APPENDIX A**


0C Fmax



0C Setup



### 85C Fmax



85C Setup

