

## Yb2078 CSAFinals - Final Exam

Computing Systems Architecture (New York University)

Computer Systems Architecture Finals

Student Name: Yudhajit Bhalladayce

Email: yb2078@ myu. odu

N-number: N13109142

solution 1

nsty.	Clk. Cycle	Frequicy
A1() 000	U	47.5
Tups	2.4	5
Branches	<b>8</b> 4	15
Loads	3.5	10.5
	2-8	100

Frequency = 
$$(39+56)$$
 = 47.5; Freq Brench  $(30/2)$  | 15  
Frequency =  $(7+3)/2$  = 5; Frequency =  $(44/2)$  = 22  
Frequency =  $(21/2)$  = 10.5

-- Aug. CP1:

SHALLE LEGISLAND + KARRELLAND & STAND

 $0.475 + (0.05 \times 2.4) + (0.15 \times 3) + (0.22 \times 0.3.5)$ +  $(0.15 \times 3)$ 

=) 0.475 + 0.12 + 600 + 0.77 + 0.294

Ans = 2.139

Solu 2(i)

the excubion fine has to be performed a two halves, namely, the fast phase (50%) &

: Frost As is give in the problem

Fast non-unhanced = (10 × Non-Fast non-unhanced)

= 50% × 10 = 500%

Paperkraft

Relatin Exec. Time Execution Timerar-fast Speedupourcall= Execution Tim fast => 550 ½ 5.5 100% solu 2. 1. converted to fast mode: -Speedup overale & Speedup feist) - Speedup mon- fant (Speedupoverale X Speedup fait) - Speedup overcell)

Downloaded by salted fish (saltedfishcj@gmail.com)

This document is available free of charge on

Paperkraft

Solu. 3 ii. Now x = 0.99 (factor by which it's perallelized) (1-0.9a) + (0.9a) 1.98 (4-0.4)+(0.4)- The first app- is running wing 80% of the resources. Speedup (2nd App) = (1-0) + (4/2) The second appears only 20% of the resources. Also, since it is running in serial, we son thru is no parallelization.

Agai, we diall mook Andahls Law:

(0.2 × Speedup (2nd App.)) + (0.8 × Speedup (12 App.))

- World State of the Salary (12 App.)

- 1.19

(0.2) + (0.64)

Solution 4 Ai

Pyclining invitases instruction throughput,
thus invitarin improving their performance.

By a howing the capacity to exceede
multiple instructions a parallely, it ensures
that 'he dock period depends only on the
lating of the slowest stage. If it were for
a mon-pipelinea case, the dependency would
be on all the stages, colored would caused

1 2 3 4 5 6 7 8 9 10 11

1 10 Ex Men WB

The previous instruction:

[ Lw x 7, 0 (x8)]

6 the avoient instruction

[ sw x 7, 4 (x8)]

shall trigger a load use
date hazard (The value not
being computed in medial time to

their g computed in medial time to

sw, and those is no avoiding
it using forwarding)

The cause for the load, hazard traggered triggeres, is that the 27 register is loaded in the instruction prior to the stall. This is also as a wait while few mat agels, during which the 27 register shall be awaitable in the MEM / WB pipeline, have forwarded to

US)

	(	2	3	4	5	6	. 7	. 8	q	10	11
se q	1F	ID	23	M60	wB						
W		16	(1)	(-X	men	wB					
ub			It	(1)	(6.3)	EX	men	ωg			
dd				16	દુરુ	(D	EX	mem	WB		
N				<b>C</b>	(0.3	16	10	EX	men	WB	
ub					1	16	ID	1003	Q×	mo	WB
edd.							16	(00)	ID	C-0X	men

Load use duta huzardi

50 (motion 5 i)

the are aware that is can of direct mapping, each a memory block is mapped to a single block is cache.

elements per block & fewer blocks hist

Pros

dodowns collidig to the same block.

when addraid from the main many

Peducer miss rate due to spatial locality

Larger blocks is indicate fewer was about the miss valo in higher due to blocks inter-block accur.

Also takes a longer duration to fill a block

Ruse a use a spatial locality.

Ey. continuous accus
addon seque à 1,2,3,4,5,6....

if block rize = 4, miss vale = 1/4

Although is can of love block size miss

nother scond case:

Pro: Exploits temporal Cocality.

Due to multi-variable access; and

more blocks, all cold can be stoved the cache. Freu conflict

missed deu to unique marpping

lor: Can't exploit epatral locality.  Me continuon averay accum miss  vate is higher nature computisory  miss vate due to harder smaller block  sizo.
E. 1, 2, 34, 5, and repeat

Alu opi	Clock Cycles	Gregury (%)		
Alu ops	1	47.50		
Louds	9.5	22 %		
Shres	2.8	10.5		
Bruches	4.0	£ 15%.		
Turple	2.4	5 %.		
branden tak	lu cloch cycles	only he the		
i Aug. CPI.				
0.475 + (0.2) + (2.4 X 0.		9.105 40-5) + ( 4.0 × 0.15)		

2.259