
1. The `nor` & `nand` instructions are not part of the RISC-V instruction set because the same functionality can be implemented using existing instructions. Write RISC-V code that performs a `nor` operation on registers `x8` and `x9` and places the result in register `x10`. Write RISC-V code that performs a `nand` operation on registers `x5` and `x6` and places the result in register `x7`.

2. Convert the following high-level language script into RISC-V code. Assume the signed integer variables `g` and `h` are in registers `x5` and `x6` respectively.

(i)

```
if (g > h)
    g = g + 1;
else
    h = h - 1;
```

(ii)

```
if (g <= h)
    g = 0;
else
    h = 0;
```

3. A fast, energy efficient computer core minimizes (1) *the number of Instructions in the ISA*, (2) *the number of instructions in a Program* from that ISA and (3) *number of cycles per instruction* required to execute that Program. Compilers can actually minimize (2) by *using the least number of registers* leading us to minimize the likelihood of a ‘spill’ to memory if a program needs more registers than it has available.

Identify the best algorithm to swap 2 registers without using a third register and write a RISC-V program *for swapping the contents of two registers*, `x5` and `x6`. You may not use any other registers.

4. Is the miss rate of a two-way set associative cache always, usually, occasionally, or never better than that of a direct mapped cache of the same capacity and block size? Explain.

5. A pipelined RISC-V processor is running this sequence of instructions shown below. Identify the registers being written and being read in the fifth cycle? This RISC-V processor has a Hazard Unit. Assume a memory that returns data within a cycle.

```
xor s1, s2, s3      # s1 = s2 ^ s3
addi s0, s3, -4     # s0 = s3 - 4
lw s3, 16(s7)       # s3 = memory[s7+16]
sw s4, 20(s1)       # memory[s1+20] = s4
or t2, s0, s1       # t2 = s0 | s1
```

6. Consider the delays from the Table below. Now, suppose that the ALU were 20% faster. Would the cycle time of the pipelined RISC-V processor change? What if the ALU were 20% slower? Explain your answers .

Component Delay	Delay
Register Delay (Clk to Q)	40
Register Setup	50
Multiplexer	30
AND-OR gate	20
ALU	120
Decoder (Control Unit)	25
Sign Extend Unit	35
Memory Read	200
Register File Read	100
Register File Setup	60

7. Mark each statement below as true or false. Explain your reasoning. Provide a counterexample if the statement is false.

(a) A two-way set associative cache always has a lower miss rate than a direct mapped cache with the same block size and total capacity.

(b) A 16 KiB direct mapped cache always has a lower miss rate than an 8 KiB direct mapped cache with the same block size.

(c) An instruction cache with a 32-byte block size usually has a lower miss rate than an instruction cache with an 8-byte block size, given the same degree of associativity and total capacity.

8. Write a RISC-V script to reverse the bits in a register. Use as few instructions as possible.

9. Describe the trade-offs of increasing each of the following cache parameters while keeping the others the same: (a) block size (b) associativity (c) cache size