

DRAM MODULE

MT8D432(X) MT16D832(X)

FEATURES

- JEDEC- and industry-standard pinout in a 72-pin, single in-line memory module (SIMM)
- 16MB (4 Meg x 32) and 32MB (8 Meg x 32)
- High-performance CMOS silicon-gate process
- Single 5V ±10% power supply
- All inputs, outputs and clocks are TTL-compatible
- Refresh modes: RAS#-ONLY, CAS#-BEFORE-RAS# (CBR) and HIDDEN
- 2,048-cycle refresh distributed across 32ms
- FAST PAGE MODE (FPM) operating mode or Extended Data-Out (EDO) PAGE MODE operating mode

OPTIONS	MARKING
---------	---------

• Timing	
50ns access	-5*
60ns access	-6

- Packages
 72-pin SIMM
 72-pin SIMM (gold)
 G
- Operating Modes
 FAST PAGE MODE
 Blank
 EDO PAGE MODE
 X

PART NUMBERS

EDO Operating Mode

PART NUMBER	CONFIGURATION	PLATING
MT8D432G- xx X	4 Meg x 32	Gold
MT8D432M- xx X	4 Meg x 32	Tin/Lead
MT16D832G-xx X	8 Meg x 32	Gold
MT16D832M-xx X	8 Meg x 32	Tin/Lead
1		

xx = speed

FPM Operating Mode


PART NUMBER	CONFIGURATION	PLATING
MT8D432G-xx	4 Meg x 32	Gold
MT8D432M-xx	4 Meg x 32	Tin/Lead
MT16D832G-xx	8 Meg x 32	Gold
MT16D832M-xx	8 Meg x 32	Tin/Lead

xx = speed

PIN ASSIGNMENT (Front View)

72-Pin SIMM

(DD-3) 4 Meg x 32 (DD-4) 8 Meg x 32



PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL
1	Vss	19	A10	37	NC	55	DQ12
2	DQ1	20	DQ5	38	NC	56	DQ28
3	DQ17	21	DQ21	39	Vss	57	DQ13
4	DQ2	22	DQ6	40	CAS0#	58	DQ29
5	DQ18	23	DQ22	41	CAS2#	59	Vcc
6	DQ3	24	DQ7	42	CAS3#	60	DQ30
7	DQ19	25	DQ23	43	CAS1	61	DQ14
8	DQ4	26	DQ8	44	RAS0#	62	DQ31
9	DQ20	27	DQ24	45	NC/RAS1#*	63	DQ15
10	Vcc	28	A7	46	NC	64	DQ32
11	NC	29	NC (A11)	47	WE#	65	DQ16
12	A0	30	Vcc	48	NC	66	NC
13	A1	31	A8	49	DQ9	67	PRD1
14	A2	32	A9	50	DQ25	68	PRD2
15	A3	33	NC/RAS3#*	51	DQ10	69	PRD3
16	A4	34	RAS2#	52	DQ26	70	PRD4
17	A5	35	NC	53	DQ11	71	NC
18	A6	36	NC	54	DQ27	72	Vss

^{*32}MB version only

NOTE: Symbols in parentheses are not used on these modules but may be used for other modules in this product family. They are for reference only.

KEY TIMING PARAMETERS

EDO Operating Mode

SPEED	^t RC	^t RAC	^t PC	^t AA	^t CAC	^t CAS
-5	84ns	50ns	20ns	25ns	13ns	8ns
-6	104ns	60ns	25ns	30ns	15ns	10ns

FPM Operating Mode

SPEED	^t RC	^t RAC	^t PC	^t AA	^t CAC	^t RP
-6	110ns	60ns	35ns	30ns	15ns	40ns

^{*}EDO version only



GENERAL DESCRIPTION

The MT8D432(X) and MT16D832(X) are randomly accessed 16MB and 32MB solid-state memories organized in a x32 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 22 address bits, which are entered 11 bits (A0-A10) at a time. RAS# is used to latch the first 11 bits and CAS# the latter 11 bits. READ and WRITE cycles are selected with the WE# input. A logic HIGH on WE# dictates READ mode while a logic LOW on WE# dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of CAS#. Since WE# goes LOW prior to CAS# going LOW, the output pin(s) remain open (High-Z) until the next CAS# cycle.

FAST PAGE MODE

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address-defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by RAS# followed by a column address strobed-in by CAS#. CAS# may be toggled in by holding RAS# LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning RAS# HIGH terminates the FAST PAGE MODE operation.

EDO PAGE MODE

EDO PAGE MODE, designated by the "X" version, is an accelerated FAST PAGE MODE cycle. The primary advantage of EDO is the availability of data-out even after CAS# goes back HIGH. EDO provides for CAS# precharge time

(^tCP) to occur without the output data going invalid. This elimination of CAS# output control provides for pipeline READs.

FAST PAGE MODE modules have traditionally turned the output buffers off (High-Z) with the rising edge of CAS#. EDO operates like FAST-PAGE-MODE READs, except data will be held valid or become valid after CAS# goes HIGH, as long as RAS# and OE# are held LOW. (Reference MT4C4M4E8 DRAM data sheet for additional information on EDO functionality.)

REFRESH


Returning RAS# and CAS# HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS# HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any RAS# cycle (READ, WRITE) or RAS# refresh cycle (RAS#-ONLY, CBR or HIDDEN) so that all 2,048 combinations of RAS# addresses are executed at least every 32ms, regardless of sequence. The CBR REFRESH cycle will invoke the refresh counter for automatic RAS# addressing.

x16 CONFIGURATION

For x16 applications, the corresponding DQ and CAS# pins must be connected together (DQ1 to DQ17, DQ2 to DQ18 and so forth, and CAS0# to CAS2# and CAS1# to CAS3#). Each RAS# is then a bank select for the x16 memory organization.




FUNCTIONAL BLOCK DIAGRAM MT8D432(X) (16MB)





FUNCTIONAL BLOCK DIAGRAM MT16D832(X) (32MB)





TRUTH TABLE

					ADDRESSES		DATA-IN/OUT	
FUNCTION		RAS#	CAS#	WE#	^t R	t _C	DQ1-DQ32	
Standby		Н	$H{\rightarrow}X$	X	X	Х	High-Z	
READ		L	L	Н	ROW	COL	Data-Out	
EARLY WRITE		L	L	L	ROW	COL	Data-In	
EDO/FAST-PAGE-	1st Cycle	L	$H{ ightarrow} L$	Н	ROW	COL	Data-Out	
MODE READ	2nd Cycle	L	$H{ ightarrow} L$	Н	n/a	COL	Data-Out	
EDO/FAST-PAGE-	1st Cycle	L	H→L	L	ROW	COL	Data-In	
MODE EARLY-WRITE	2nd Cycle	L	$H{ ightarrow} L$	L	n/a	COL	Data-In	
	Any Cycle (X version)		L→H	Н	n/a	n/a	Data-Out	
RAS#-ONLY REFRESH		L	Н	X	ROW	n/a	High-Z	
HIDDEN	READ	L→H→L	L	Н	ROW	COL	Data-Out	
REFRESH	REFRESH WRITE		L	L	ROW	COL	Data-In	
CBR REFRESH		H→L	Ĺ	Н	X	Х	High-Z	

JEDEC-DEFINED PRESENCE-DETECT – MT8D432(X) (16MB)

SYMBOL	PIN	-5*	-6
PRD1	67	Vss	Vss
PRD2	68	NC	NC
PRD3	69	Vss	NC
PRD4	70	Vss	NC

JEDEC-DEFINED PRESENCE-DETECT – MT16D832(X) (32MB)

SYMBOL	PIN	-5*	-6
PRD1	67	NC	NC
PRD2	68	Vss	Vss
PRD3	69	Vss	NC
PRD4	70	Vss	NC

^{*}EDO version only



ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Vss	1V to +7V
Operating Temperature, T _A (ambient)	0° C to +70°C
Storage Temperature (plastic)	55°C to +125°C
Power Dissipation	8W
Short Circuit Output Current	

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

(Notes: 1) ($Vcc = +5V \pm 10\%$)

PARAMETER/CONDITION		SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage		Vcc	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs		ViH	2.0	5.5	V	
Input Low (Logic 0) Voltage, all inputs			-1.0	0.8	V	
INPUT LEAKAGE CURRENT	RAS0#-RAS3#	l ₁₁	-8	8	μΑ	
Any input $0V \le VIN \le 5.5V$	A0-A10, WE#	lı2	-32	32	μΑ	23
(All other pins not under test = 0V)	CAS0#-CAS3#	Ііз	-8	8	μА	23
OUTPUT LEAKAGE CURRENT (DQ is disabled; 0V ≤ VouT ≤ 5.5V)	DQ1-DQ32	loz	-10	10	μΑ	23
OUTPUT LEVELS		Vон	2.4		V	
Output High Voltage (Iout = -5mA) Output Low Voltage (Iout = 4.2mA)		Vol		0.4	V	



ICC OPERATING CONDITIONS AND MAXIMUM LIMITS

(Notes: 1, 5, 6) ($Vcc = +5V \pm 10\%$)			M	AX		
PARAMETER/CONDITION	SYMBOL	SIZE	-5*	-6	UNITS	NOTES
STANDBY CURRENT: (TTL) (RAS# = CAS# = VIH)	Icc1	16MB 32MB	18 36	18 36	mA	
STANDBY CURRENT: (CMOS) (RAS# = CAS# = other inputs = Vcc -0.2V)	Icc2	16MB 32MB	14 28	14 28	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS#, CAS#, address cycling: ^t RC = ^t RC [MIN])	Іссз	16MB 32MB	880 898	800 818	mA	3, 22
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS# = Vı∟, CAS#, address cycling: ^t PC = ^t PC [MIN]	Icc4	16MB 32MB	- -	640 666	mA	3, 22
OPERATING CURRENT: EDO PAGE MODE Average power supply current (RAS# = VIL, CAS#, address cycling: ^t PC = ^t PC [MIN])	Iccs (X only)	16MB 32MB	880 898	800 818	mA	3, 22
REFRESH CURRENT: RAS#-ONLY Average power supply current (RAS# cycling, CAS# = V _{IH} : ^t RC = ^t RC [MIN])	Icc6	16MB 32MB	880 898	800 818	mA	3, 22
REFRESH CURRENT: CBR Average power supply current (RAS#, CAS#, address cycling: ^t RC = ^t RC [MIN])	Icc7	16MB 32MB	880 898	800 818	mA	3, 4

^{*}EDO version only

CAPACITANCE

		M.	AX		
PARAMETER	SYMBOL	16MB	32MB	UNITS	NOTES
Input Capacitance: A0-A10	C ₁ 1	48	95	рF	2
Input Capacitance: WE#	C ₁₂	64	127	рF	2
Input Capacitance: RAS0# - RAS3#	Сіз	32	32	pF	2
Input Capacitance: CAS0# - CAS3#	C14	16	32	рF	2
Input/Output Capacitance: DQ1-DQ32	Cıo	10	16	рF	2



FAST PAGE MODE AC ELECTRICAL CHARACTERISTICS

(Notes: 5, 6, 7, 8, 9, 10, 11, 12) ($Vcc = +5V \pm 10\%$)

AC CHARACTERISTICS - FAST PAGE MODE OPTION		-6			
PARAMETER	SYM	MIN	MAX	UNITS	NOTES
Access time from column address	^t AA		30	ns	
Column-address hold time (referenced to RAS#)	^t AR	45		ns	
Column-address setup time	^t ASC	0		ns	
Row-address setup time	^t ASR	0		ns	
Access time from CAS#	^t CAC		15	ns	
Column-address hold time	^t CAH	10		ns	
CAS# pulse width	^t CAS	15	10,000	ns	
CAS# hold time (CBR REFRESH)	^t CHR	10		ns	4
CAS# to output in Low-Z	^t CLZ	3		ns	21
CAS# precharge time	^t CP	10		ns	13
Access time from CAS# precharge	^t CPA		35	ns	
CAS# to RAS# precharge time	^t CRP	5		ns	
CAS# hold time	^t CSH	60		ns	
CAS# setup time (CBR REFRESH)	^t CSR	5		ns	4
Write command to CAS# lead time	tCWL	15		ns	
Data-in hold time	^t DH	10		ns	18
Data-in setup time	tDS	0		ns	18
Output buffer turn-off delay	^t OFF	3	15	ns	17, 2°
FAST-PAGE-MODE READ or WRITE cycle time	t _{PC}	35		ns	
Access time from RAS#	^t RAC		60	ns	
RAS# to column-address delay time	^t RAD	15		ns	15
Row-address hold time	^t RAH	10		ns	
RAS# pulse width	^t RAS	60	10,000	ns	
RAS# pulse width (FAST PAGE MODE)	^t RASP	60	125,000	ns	
Random READ or WRITE cycle time	^t RC	110		ns	
RAS# to CAS# delay time	tRCD	20		ns	14
Read command hold time (referenced to CAS#)	^t RCH	0		ns	16
Read command setup time	t _{RCS}	0		ns	
Refresh period (2,048 cycles)	t _{REF}		32	ms	
RAS# precharge time	t _{RP}	40		ns	
RAS# to CAS# precharge time	tRPC	0		ns	
Read command hold time (referenced to RAS#)	tRRH	0		ns	16
RAS# hold time	tRSH	15		ns	
Write command to RAS# lead time	tRWL	15		ns	
Transition time (rise or fall)	t _T	2	50	ns	
Write command hold time	^t WCH	10		ns	
Write command hold time (referenced to RAS#)	tWCR	45		ns	
WE# command setup time	tWCS	0		ns	
Write command pulse width	tWP	10		ns	
WE# hold time (CBR REFRESH)	tWRH	10		ns	
WE# setup time (CBR REFRESH)	tWRP	10		ns	



EDO PAGE MODE AC ELECTRICAL CHARACTERISTICS

(Notes: 5, 6, 7, 8, 9, 10, 11, 12) ($Vcc = +5V \pm 10\%$)

AC CHARACTERISTICS - EDO PAGE MODE OPTION		-5		-6			
PARAMETER	SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
Access time from column address	^t AA		25		30	ns	
Column-address set-up to CAS# precharge	tACH	12		15		ns	
Column-address hold time (referenced to RAS#)	tAR	38		45		ns	
Column-address setup time	tASC	0		0		ns	
Row-address setup time	tASR	0		0		ns	
Access time from CAS#	tCAC		13		15	ns	
Column-address hold time	tCAH	8		10		ns	
CAS# pulse width	^t CAS	8	10,000	10	10,000	ns	
CAS# hold time (CBR REFRESH)	tCHR	8		10		ns	4
CAS# to output in Low-Z	^t CLZ	0		0		ns	
Data output hold after next CAS# LOW	tCOH	3		3		ns	
CAS# precharge time	^t CP	8		10		ns	13
Access time from CAS# precharge	^t CPA		28		35	ns	
CAS# to RAS# precharge time	^t CRP	5		5		ns	
CAS# hold time	^t CSH	38		45		ns	
CAS# setup time (CBR REFRESH)	tCSR	5		5		ns	4
Write command to CAS# lead time	tCWL	8		10		ns	
Data-in hold time	tDH	8		10		ns	18
Data-in setup time	t _{DS}	0		0		ns	18
Output buffer turn-off delay	^t OFF	0	12	0	15	ns	17, 21
EDO-PAGE-MODE READ or WRITE cycle time	^t PC	20		25		ns	
Access time from RAS#	tRAC		50		60	ns	
RAS# to column-address delay time	tRAD	9		12		ns	15
Row-address hold time	^t RAH	9		10		ns	
RAS# pulse width	tRAS	50	10,000	60	10,000	ns	
RAS# pulse width (EDO PAGE MODE)	^t RASP	50	125,000	60	125,000	ns	
Random READ or WRITE cycle time	tRC	84		104		ns	
RAS# to CAS# delay time	tRCD	11		14		ns	14
Read command hold time (referenced to CAS#)	^t RCH	0		0		ns	16
Read command setup time	tRCS	0		0		ns	
Refresh period (2,048 cycles)	tREF.		32		32	ms	
RAS# precharge time	^t RP	30		40		ns	
RAS# to CAS# precharge time	tRPC	5		5		ns	
Read command hold time (referenced to RAS#)	^t RRH	0		0		ns	16
RAS# hold time	^t RSH	13		15		ns	
Write command to RAS# lead time	tRWL	13		15		ns	
Transition time (rise or fall)	t _T	2	50	2	50	ns	
Write command hold time	tWCH	8		10		ns	
Write command hold time (referenced to RAS#)	tWCR	38		45		ns	
WE# command setup time	tWCS	0		0		ns	
Output disable delay from WE#	^t WHZ	0	12	0	15	ns	
Write command pulse width	tWP	5		5		ns	
WE# pulse to disable at CAS# HIGH	^t WPZ	10		10		ns	
WE# hold time (CBR REFRESH)	tWRH	8		10		ns	
WE# setup time (CBR REFRESH)	tWRP	8		10		ns	




NOTES

- 1. All voltages referenced to Vss.
- 2. This parameter is sampled. Capacitance is measured using MIL-STD-883C, Method 3012.1 (1 MHz AC, Vcc = 4.5V, DC bias = 2.4V at 15mV RMS).
- 3. Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
- 4. Enables on-chip refresh and address counters.
- 5. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is ensured.
- 6. An initial pause of 100μs is required after power-up, followed by eight RAS# refresh cycles (RAS#-ONLY or CBR with WE# HIGH), before proper device operation is ensured. The eight RAS# cycle wake-ups should be repeated any time the ^tREF refresh requirement is exceeded.
- 7. AC characteristics assume ^tT = 5ns for FAST PAGE MODE and ^tT = 2.5ns for EDO PAGE MODE.
- 8. VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH).
- 9. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 10. If CAS# = VIH, data output is High-Z.
- 11. If CAS# = VIL, data output may contain data from the last valid READ cycle.
- 12. Measured with a load equivalent to two TTL gates and 100pF, Vol = 0.8V and Voh = 2V.
- 13. If CAS# is LOW at the falling edge of RAS#, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS# must be pulsed HIGH for ^tCP.
- 14. The ^tRCD (MAX) limit is no longer specified. ^tRCD (MAX) was specified as a reference point only. If

- ^tRCD was greater than the specified ^tRCD (MAX) limit, then access time was controlled exclusively by ^tCAC (^tRAC [MIN] no longer applied). With or without the ^tRCD (MAX) limit, ^tAA and ^tCAC must always be met.
- 15. The ^tRAD (MAX) limit is no longer specified. ^tRAD (MAX) was specified as a reference point only. If ^tRAD was greater than the specified ^tRAD (MAX) limit, then access time was controlled exclusively by ^tAA (^tRAC and ^tCAC no longer applied). With or without the ^tRAD (MAX) limit, ^tAA, ^tRAC and ^tCAC must always be met.
- 16. Either ^tRCH or ^tRRH must be satisfied for a READ cycle.
- 17. ^tOFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to Voh or Vol.
- 18. These parameters are referenced to CAS# leading edge in EARLY WRITE cycles.
- 19. OE# is tied permanently LOW; LATE WRITE or READ-MODIFY-WRITE operations are not permissible and should not be attempted.
- 20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE# = LOW and OE# = HIGH.
- 21. The 3ns minimum is a parameter guaranteed by design.
- 22. Column address changed once each cycle.
- 23. 16MB module values will be half of those shown.
- 24. For FAST PAGE MODE option, ^tOFF is determined by the first RAS# or CAS# signal to transition HIGH. In comparison, ^tOFF on an EDO option is determined by the latter of the RAS# and CAS# signal to transition HIGH.
- 25. Applies to both EDO and FAST PAGE MODE modules.



READ CYCLE (FAST PAGE MODE Module)




FAST PAGE MODE TIMING PARAMETERS

	_		
SYMBOL	MIN	MAX	UNITS
^t AA		30	ns
^t AR	45		ns
^t ASC	0		ns
^t ASR	0		ns
^t CAC		15	ns
^t CAH	10		ns
^t CAS	15	10,000	ns
^t CLZ	3		ns
^t CRP	5		ns
^t CSH	60		ns
^t OFF	3	15	ns

		-6		
SYMBOL	MIN	MAX	UNITS	
^t RAC		60	ns	
^t RAD	15		ns	
^t RAH	10		ns	
^t RAS	60	10,000	ns	
^t RC	110		ns	
^t RCD	20		ns	
^t RCH	0		ns	
^t RCS	0		ns	
^t RP	40		ns	
^t RRH	0		ns	
^t RSH	15		ns	



READ CYCLE (EDO PAGE MODE Module)




EDO PAGE MODE TIMING PARAMETERS

	-5 -6		-6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t AA		25		30	ns
^t AR	38		45		ns
^t ASC	0		0		ns
^t ASR	0		0		ns
^t CAC		13		15	ns
^t CAH	8		10		ns
tCAS	8	10,000	10	10,000	ns
^t CLZ	0		0		ns
^t CRP	5		5		ns
^t CSH	38		45		ns
^t OFF	0	12	0	15	ns

	-5		-6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
tRAC		50		60	ns
^t RAD	9		12		ns
^t RAH	9		10		ns
^t RAS	50	10,000	60	10,000	ns
^t RC	84		104		ns
tRCD	11		14		ns
tRCH	0		0		ns
tRCS	0		0		ns
^t RP	30		40		ns
^t RRH	0		0		ns
tRSH	13		15		ns

NOTE: 1. ^tOFF is referenced from rising edge of RAS# or CAS#, whichever occurs last.





FAST PAGE MODE AND EDO PAGE MODE TIMING PARAMETERS


	-[5*	-6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
tACH (EDO)	12		15		ns
^t AR	38		45		ns
tASC	0		0		ns
tASR	0		0		ns
^t CAH	8		10		ns
tCAS (FPM)	_	_	15	10,000	ns
tCAS (EDO)	8	10,000	10	10,000	ns
^t CRP	5		5		ns
tCSH (FPM)	_		60		ns
tCSH (EDO)	38		45		ns
tCWL (FPM)	_		15		ns
tCWL (EDO)	8		10		ns
^t DH	8		10		ns
^t DS	0		0		ns
tRAD (FPM)	_		15		ns

	-5*		-6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
tRAD (EDO)	9		12		ns
^t RAH	9		10		ns
^t RAS	50	10,000	60	10,000	ns
tRC (FPM)	-		110		ns
tRC (EDO)	84		104		ns
tRCD (FPM)	_		20		ns
tRCD (EDO)	11		14		ns
^t RP	30		40		ns
^t RSH	13		15		ns
^t RWL	13		15		ns
tWCH	8		10		ns
tWCR	38		45		ns
tWCS	0		0		ns
tWP (FPM)	_		10		ns
tWP (EDO)	5		5		ns

^{*}EDO version only



FAST-PAGE-MODE READ CYCLE



UNDEFINED


FAST PAGE MODE TIMING PARAMETERS

	-6		
SYMBOL	MIN	MAX	UNITS
^t AA		30	ns
^t AR	45		ns
^t ASC	0		ns
^t ASR	0		ns
^t CAC		15	ns
^t CAH	10		ns
^t CAS	15	10,000	ns
^t CLZ	3		ns
^t CP	10		ns
^t CPA		35	ns
^t CRP	5		ns
^t CSH	60		ns

	-		
SYMBOL	MIN	MAX	UNITS
[†] OFF	3	15	ns
^t PC	35		ns
^t RAC		60	ns
^t RAD	15		ns
^t RAH	10		ns
^t RASP	60	125,000	ns
tRCD	20		ns
^t RCH	0		ns
tRCS	0		ns
^t RP	40		ns
^t RRH	0		ns
tRSH	15		ns



EDO-PAGE-MODE READ CYCLE




EDO PAGE MODE TIMING PARAMETERS

	-5		-6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t AA		25		30	ns
tACH	12		15		ns
^t AR	38		45		ns
^t ASC	0		0		ns
tASR	0		0		ns
^t CAC		13		15	ns
^t CAH	8		10		ns
tCAS	8	10,000	10	10,000	ns
^t CLZ	0		0		ns
^t COH	3		3		ns
^t CP	8		10		ns
^t CPA		28		35	ns
tCRP	5		5		ns

	-5		-6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
tCSH	38		45		ns
^t OFF	0	12	0	15	ns
^t PC	20		25		ns
tRAC		50		60	ns
^t RAD	9		12		ns
^t RAH	9		10		ns
^t RASP	50	125,000	60	125,000	ns
tRCD	11		14		ns
tRCH	0		0		ns
tRCS	0		0		ns
^t RP	30		40		ns
^t RRH	0		0		ns
tRSH	13		15		ns



FAST-PAGE-MODE EARLY-WRITE CYCLE




FAST PAGE MODE TIMING PARAMETERS

	-6		
SYMBOL	MIN	MAX	UNITS
^t AR	45		ns
^t ASC	0		ns
^t ASR	0		ns
^t CAH	10		ns
^t CAS	15	10,000	ns
^t CP	10		ns
^t CRP	5		ns
^t CSH	60		ns
^t CWL	15		ns
^t DH	10		ns
^t DS	0		ns
^t PC	35		ns

	-6		
SYMBOL	MIN	MAX	UNITS
^t RAD	15		ns
^t RAH	10		ns
^t RASP	60	125,000	ns
^t RCD	20		ns
^t RP	40		ns
^t RSH	15		ns
^t RWL	15		ns
tWCH	10		ns
tWCR	45		ns
tWCS	0		ns
^t WP	10		ns



EDO-PAGE-MODE EARLY-WRITE CYCLE



EDO PAGE MODE TIMING PARAMETERS


	-5		-6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
tACH	12		15		ns
^t AR	38		45		ns
^t ASC	0		0		ns
^t ASR	0		0		ns
^t CAH	8		10		ns
tCAS	8	10,000	10	10,000	ns
^t CP	8		10		ns
^t CRP	5		5		ns
tCSH	38		45		ns
tCWL	8		10		ns
^t DH	8		10		ns
^t DS	0		0		ns

	-5		-6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t PC	20		25		ns
^t RAD	9		12		ns
^t RAH	9		10		ns
^t RASP	50	125,000	60	125,000	ns
tRCD	11		14		ns
^t RP	30		40		ns
tRSH	13		15		ns
^t RWL	13		15		ns
tWCH	8		10		ns
tWCR	38		45		ns
tWCS	0		0		ns
tWP	5		5		ns



EDO-PAGE-MODE READ-EARLY-WRITE CYCLE

(Pseudo READ-MODIFY-WRITE)



DON'T CARE

₩ UNDEFINED

EDO PAGE MODE TIMING PARAMETERS


		-5		-6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS	
^t AA		25		30	ns	
^t ACH	12		15		ns	
^t AR	38		45		ns	
^t ASC	0		0		ns	
^t ASR	0		0		ns	
^t CAC		13		15	ns	
^t CAH	8		10		ns	
^t CAS	8	10,000	10	10,000	ns	
^t COH	3		3		ns	
^t CP	8		10		ns	
^t CPA		28		35	ns	
^t CRP	5		5		ns	
^t CSH	38		45		ns	
^t DH	8		10		ns	

	-5		-6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t DS	0		0		ns
^t PC	20		25		ns
^t RAC		50		60	ns
^t RAD	9		12		ns
^t RAH	9		10		ns
^t RASP	50	125,000	60	125,000	ns
tRCD	11		14		ns
^t RCH	0		0		ns
tRCS	0		0		ns
tRP	30		40		ns
tRSH	13		15		ns
tWCH	8		10		ns
tWCS	0		0		ns
tWHZ	0	12	0	15	ns



FAST-PAGE-MODE READ-EARLY-WRITE CYCLE

(Pseudo READ-MODIFY-WRITE)



W UNDEFINED

FAST PAGE MODE TIMING PARAMETERS

	-6		
SYMBOL	MIN	MAX	UNITS
^t AA		30	ns
^t AR	45		ns
^t ASC	0		ns
^t ASR	0		ns
^t CAC		15	ns
^t CAH	10		ns
^t CAS	15	10,000	ns
^t CLZ	3		ns
^t CP	10		ns
^t CRP	5		ns
^t CSH	60		ns
^t CWL	15		ns
^t DH	10		ns
^t DS	0		ns


	-6		
SYMBOL	MIN	MAX	UNITS
^t OFF	3	15	ns
^t PC	35		ns
^t RAC		60	ns
^t RAD	15		ns
^t RAH	10		ns
^t RASP	60	125,000	ns
^t RCD	20		ns
^t RCS	0		ns
^t RP	40		ns
^t RSH	15		ns
^t RWL	15		ns
tWCH	10		ns
tWCS	0		ns
tWP	10		ns

NOTE: 1. Do not drive data prior to tristate.



EDO READ CYCLE

(with WE#-controlled disable)




EDO PAGE MODE TIMING PARAMETERS

	-5		-6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t AA		25		30	ns
^t AR	38		45		ns
^t ASC	0		0		ns
^t ASR	0		0		ns
^t CAC		13		15	ns
^t CAH	8		10		ns
tCAS	8	10,000	10	10,000	ns
^t CLZ	0		0		ns
^t CP	8		10		ns
^t CRP	5		5		ns


	-5		-6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
tCSH	38		45		ns
^t RAC		50		60	ns
^t RAD	9		12		ns
^t RAH	9		10		ns
^t RCD	11		14		ns
tRCH	0		0		ns
tRCS	0		0		ns
^t WHZ	0	12	0	15	ns
^t WPZ	10		10		ns



RAS#-ONLY REFRESH CYCLE 25



CBR REFRESH CYCLE 25 (Addresses = DON'T CARE)



FAST PAGE MODE AND EDO PAGE MODE TIMING PARAMETERS

	-	-5*		-6	
SYMBOL	MIN	MAX	MIN	MAX	UNITS
tASR	0		0		ns
tCHR (FPM)	T -		10		ns
tCHR (EDO)	8		10		ns
^t CP	8		10		ns
^t CRP	5		5		ns
tCSR	5		5		ns
^t RAH	9		10		ns
^t RAS	50	10,000	60	10,000	ns


	-5*		-6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
tRC (FPM)	_		110		ns
tRC (EDO)	84		104		ns
^t RP	30		40		ns
tRPC (FPM)	_		0		ns
tRPC (EDO)	5		5		ns
tWRH	8		10		ns
tWRP	8		10		ns

^{*}EDO version only



HIDDEN REFRESH CYCLE 20, 25

(WE# = HIGH)



FAST PAGE MODE AND EDO PAGE MODE TIMING PARAMETERS

	-5*		-6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t AA		25		30	ns
^t AR	38		45		ns
tASC	0		0		ns
tASR	0		0		ns
^t CAC		13		15	ns
^t CAH	8		10		ns
^t CHR	8		10		ns
tCLZ (FPM)	_		3		ns
tCLZ (EDO)	0		0		ns
^t CRP	5		5		ns
tOFF (FPM)	_	_	3	15	ns

	I I				
SYMBOL	MIN	MAX	MIN	MAX	UNITS
tOFF (EDO)	0	12	0	15	ns
tRAC		50		60	ns
tRAD (FPM)	_		15		ns
tRAD (EDO)	9		12		ns
^t RAH	9		10		ns
^t RAS	50	10,000	60	10,000	ns
tRCD (FPM)	_		20		ns
tRCD (EDO)	11		14		ns
^t RP	30		40		ns
tRSH	13		15		ns

-6


-5*

^{*}EDO version only




72-PIN SIMM

DD-3



72-PIN SIMM

DD-4



NOTE: 1. All dimensions in inches (millimeters) $\frac{MAX}{MIN}$ or typical where noted.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900, Micron DataFax: 208-368-5800 E-mail: prodmktg@micron.com, Internet: http://www.micron.com, Customer Comment Line: 800-932-4992