


VERSION HISTORY

Index:

- P01 VERSION HISTORY
- P02 BLOCK DIAGRAM
- P03 POWER TREE
- P04 GPIO ASSIGNMENT
- P05 POWER
- P06 SOC-SYS
- P07 SOC-FLASH/SDCARD
- P08 DDR3-16X2
- P09 AUDIO&USB
- P10 HDMI/INTERFACE
- P11 GMAC
- P12 WIFI/MIPI DSI


Revision	Description	Date	Drawn
Ver 1.0	Release version	2021/05/10	AWOL010
Ver 1.1	update VDD-SYS 、 HDMI-I2C	2021/11/24	AWOL010
Ver 1.2	update HDMI-I2C 、 HDMI-CEC	2021/11/26	AWOL010

BLOCK



POWER TREE

DEFAULT POWER ON
DEFAULT NC



全志在线

GPIO ASSIGNMENT

40 PIN CONNECTOR


FUNCTION3	FUNCTION2	DEFAULT	SOC.No	PIN		PIN	SOC.No	DEFAULT	FUNCTION2	FUNCTION3
		3V3		1		2		5V		
	TWI2-SDA	GPIO1	PB1	3		4		5V		
	TWI2-SCK	GPIO2	PB0	5		6		GND		
IR-RX	PWM	GPIO3	PD22	7		8	PB8	GPIO4	UART0-TXD	
		GND		9		10	PB9	GPIO5	UART0-RXD	
		GPIO6	PP7	11		12	PB5	GPIO7	I2S2-BCLK	UART5-RX
		GPIO8	PP0	13		14		GND		
PWM	IR-RX	GPIO9	PB12	15		16	PP1	GPIO10		
		3V3		17		18	PP2	GPIO11		
	SPI1-MOSI	GPIO12	PD12	19		20		GND		
UART3-RTS	SPI1-MISO	GPIO13	PD13	21		22	PP4	GPIO14		
UART3-RX	SPI1-CLK	GPIO15	PD11	23		24	PD10	GPIO16	SPI1-CE0	UART3-TX
		GND		25		26	PP3	GPIO17		
UART3-CTS	SPI1-HOLD	GPIO18	PD14	27		28	PP5	GPIO19		
TR-RX	SPI1-WP	GPIO20	PD15	29		30		GND		
		GPIO21	PC1	31		32	PE17	NC	IR-TX	
		NC		33		34		GND		
PWM	I2S2-LRCK	GPIO22	PB6	35		36		NC		
		GPIO23	PP6	37		38	PB3	GPIO24	I2S2-DIN	
		GND		39		40	PB4	GPIO25	I2S2-DOUT	UART5-TX

备注：PP0~PP7为PCF8574A扩展GPIO


30 PIN CONNECTOR

PIN	SOC.No	DMIC	AMIC
1		GND	GND
2	PB10	DMIC-D1	TWI0-SCK
3	PB11	DMIC-D0	TWI0-SDA
4	PB7	NC	I2S2-MCLK
5	PB5	NC	I2S2-BCLK
6	PB6	NC	I2S2-LRCK
7	PB3	NC	I2S2-DIN0
8-10		NC	NC
11	LRADC	LRADC	LRADC
12	PB10	DMIC-D1	NC
13		GND	GND
14-20		NC	NC
21		GND	GND
22-25		5V	5V
26		3V3	3V3
27	PD17	DMIC-D2	NC
28	PE17	DMIC-CLK	NC
29	PD20	LEDC	LEDC
30		GND	GND


POWER




TYPEC-POWER




DCDC1 FOR CPU




DCDC2 FOR SYS





DCDC4 FOR 3V3



DCDC3 FOR DRAM



LDO1 RESERVED FOR HPVCC



AllWinner Online Technology Co., Ltd

Design Name D1_NEZA

Size A3 Page Name 05 POWER Rev

Date: Friday, November 26, 2021 Sheet 5 of 17

全志在线

U13

VCC-PC

PC0/UART2-TX/TWI2-SCK/LED0-DC/PC-EINT0
PC1/UART2-RX/TWI2-SDA/PC-EINT1
PC2/SPI0-CLK/SDC2-CLK/PC-EINT2
PC3/SPI0-CS0/SDC2-CMD/PC-EINT3
PC4/SPI0-MOSI/SDC2-D2/BOOT-SEL0/PC-EINT4
PC5/SPI0-MISO/SDC2-D1/BOOT-SEL1/PC-EINT5
PC6/SPI0-WP/SDC2-D0/UART3-TX/TWI3-SCK/DBG-CLK/PC-EINT6
PC7/SPI0-HOLD/SDC2-D3/UART3-RX/TWI3-SDA/TCON-TRIG/PC-EINT7

VCC-PC

F2 LEDC
F1 GPIO
G3 SPI0-CLK R277
G2 SPI0-CS0
H3 SPI0-MOSI
F5 SPI0-MISO
G6 SPI0-WP
G5 SPI0-HOLD

VCC-PC

PC0 PC1 33R R0402 S_CLK

VCC-PF

F4
C2 SDC0-D1
C1 SDC0-D0
D2 SDC0-CLK R229
D1 SDC0-CMD
E3 SDC0-D3
E2 SDC0-D2
D3 SDC0-DET

PF0/SDC0-D1/JTAG-MS/R-JTAG-MS/I2S2-DOUT1/I2S2-DIN0/PF-EINT0
PF1/SIO-D0/JTAG-DIR/JTAG-DIR/I2S2-DOUT0/I2S2-DIN1/PF-EINT1
PF2/SDC0-CLK/UART0-TX/TWI0-SCK/LED0-DC/SPDIF-IN/PF-EINT2
PF3/SDC0-CMD/JTAG-D0/R-JTAG-D0/I2S2-BCLK/PF-EINT3
PF4/SDC0-D3/UART0-RX/TWI0-SDA/PWM6/RX-TX/PF-EINT4
PF5/SDC0-D2/JTAG-CR/R-JTAG-CR/I2S2-LRCLK/PF-EINT5
PF6/SPDIF-OUT1/R-IRX/I2S2-MCLK/PWM5/PF-EINT6

VCC-PF

C2 SDC0-D1
C1 SDC0-D0
D2 SDC0-CLK R229
D1 SDC0-CMD
E3 SDC0-D3
E2 SDC0-D2
D3 SDC0-DET

S_CLK S-SDC0-CLK

Figure 1 shows the schematic diagram of the SPI interface connection between the ATmega328P and the C65. The ATmega328P is connected to the C65 via the SPI interface. The VCC-PC and GND connections are shown. The SPI pins are connected to the C65 pins: CS# to R228, MISO to R232, MOSI to R231, WP# to R230, and HOLD# to R233. The C65 is connected to VCC-PC and GND. The ATmega328P is connected to VCC-PC and GND. The ATmega328P pins are labeled: RM22, RM17, RM16, CS#, MISO, WP#, VSS, HOLD#, CLK, MOSI, and MOSI.

[illegible]

全志在线










Design Name **D1 NEZA**

Size A3	Page Name 07 SOC-FLASH&CARD
------------	--------------------------------

Date: Friday, November 26, 2021 Sheet 7 of 12

Box

DDR3 16x2



Allwinner Online Technology Co., Ltd






Design Name: D1_NEZA

Size: A3 Page Name: 08 DDR3-16X2 Rev: 1



Date: Friday, November 26, 2021 Sheet: 8 of 12

全志在线


AUDIO&USB




USB




HDMI&IO EXPAND




IO EXPAND



GPIO CONNECTOR




EXTERNAL AMIC/DMIC



RGMI1-RXD3	RGMI1-RXD3
RGMI1-RXD2	RGMI1-RXD2
RGMI1-RXD1	RGMI1-RXD1
RGMI1-RXD0	RGMI1-RXD0
RGMI1-RXC6	RGMI1-RXC6
RGMI1-RXC7	RGMI1-RXC7
RGMI1-CLKIN	RGMI1-CLKIN-125M
RGMI1-TXD3	RGMI1-TXD3
RGMI1-TXD2	RGMI1-TXD2
RGMI1-TXD1	RGMI1-TXD1
RGMI1-TXD0	RGMI1-TXD0
RGMI1-TXCX	RGMI1-TXCX
RGMI1-TXC7	RGMI1-TXC7
RGMI1-MDC	RGMI1-MDC
RGMI1-MDIO	RGMI1-MDIO
RGMI1-RESET	PHYRSTB
EPHY-CLK-25M	EPHY-CLK-25M

External Clock From SOC

VCC33-EPHY







Note 1: RE10 inot needed for ONLY 3.3V RGMII application,
and DVDDRG can be connected directly to DVDD33.




Note 2: DVDDRG must be short (or RE10 be mounted) to
DVDD33 if the external RGMII 3.3V is selected.

Note 3: RE10 must be removed if the internal or external
2.5V/1.8V/1.5V RGMII is selected.

Note 4: CAPs must be closed to pin28 for EMI consideration.



3211FID For LDO mode	For SWR mode	GND
<p>Note 1: Bypass CAPs close to PHY DVDD10/AVDD10 power pins.</p> <p>Note 2: Any inductance or bead except L11 is not allowed on the path from REGOUT to DVDD10/AVDD10.</p> <p>Note 3: A is reserved to change the DVDD10/AVDD10 supply source to LDO mode (RTL8211FID).</p> <p>Note 4: No decoupling capacitor PCB is required. If LDO mode (RTL8211FID) used for particular PCB model, directly short REGOUT to DVDD10/AVDD10.</p> <p>Note 5: If RTL8211FI is selected, the B should be replaced as 10uF X7R capacitor for industrial grade application. Please refer to the datasheet for other industrial grade information.</p>		




External Clock Case



EPHY-CLK-25M RE35 NC/0R XTAL-OUT
XTAL-IN

The XTAL IN needs to be connected to GND if the external 25MHz clock used.

PHY Address Config.



RGMII Voltage Config



全志在线

AllWinner Online Technology Co.,Ltd

Design Name **D1 NEZA**

Size	Page Name
11	11 EDHY

A3	TTEPHY			
Date:	Friday, November 26, 2021	Sheet	11	of 12

6	AP-SDC1-CLK	WL-SDIO-CLK
6	AP-SDC1-CMD	WL-SDIO-CMD
6	AP-SDC1-D0	WL-SDIO-D0
6	AP-SDC1-D1	WL-SDIO-D1
6	AP-SDC1-D2	WL-SDIO-D2
6	AP-SDC1-D3	WL-SDIO-D3
6	WL-RESETN	WL-RESETN
6	WL-WAKE-AP	WL-WAKE-AP
6	AP-CK2M4-OUT	AP-CLK-OUT
6	CLK-FANOUT1	CLK-FANOUT1
6	AP-UART1-TX	BT-HCI-RX
6	AP-UART1-RX	BT-HCI-TX
6	AP-UART1-RTS	BT-HCI-CTS
6	AP-UART1-CTS	BT-HCI-RTS
6	BT-WAKE-AP	BT-WUP-HOST
6	AP-WAKE-BT	BT-HOST-WUP
6	BT-RESETN	BT-RESETN



东莞市哇酷科技有限公司whyce

