

# Xilinx Vivado project setup

## 1. Open the development kit

- Download ADQ7WB firmware from <https://transfereu.teledyne.com/link/s7R4U9ED7V3m1JAZbEE04N>
- unzip the file
- Start Vivado
- In the Vivado menu select Tools/ Run TCL Script
- Select the file: devkit/implementation/scripts/devkit.tcl

## 2. Set up the project

- Go to the TCL console command field and type:

```
devkit_setup
```

then press Return. The execution will take a while

- In the Vivado menu select File/ Add source...
- In the Add Sources window, check 'Add or create design sources', then click 'Next'
- Click 'Add Files', select all the files in /frb-monitor/FPGA except for ul2\_regfile.v, ul\_coeff\_mem.v, user\_logic1.v and user\_logic2.v. Then click 'Finish'

## Create the IP cores as needed

### complex\_mult

- In the 'Flow Navigator' window, select 'IP Catalog', search and open 'Complex Multiplier (6.0)'
- Config the IP as below:

Re-customize IP

Complex Multiplier (6.0)

Documentation

IP Location

Switch to Defaults

IP Symbol

Implementation Details

Show disabled ports

S\_AXIS\_A

S\_AXIS\_B

S\_AXIS\_DOUT

ack

Component Name

complex\_mult

Input and Implementation

Configuration and Output

Channel A

AR/AI Operand Width16[8 - 63]

Has TLAST

Has TUSER

TUSER Width1[1 - 256]

Channel B

BR/BI Operand Width16[8 - 63]

Has TLAST

Has TUSER

TUSER Width1[1 - 256]

Multiplier Construction

Use LUTs

Use Mults

Optimization Goal

Resources

Performance


Flow Control

Blocking

NonBlocking

OK

Cancel



## fifo\_buffer

- In the 'Flow Navigator' window, select 'IP Catalog', search and open 'FIFO Generator (13.1)'
- Config the IP as below:

Re-customize IP

FIFO Generator (13.1)

Documentation
IP Location
Switch to Defaults

☐ Show disabled ports

FIFO\_WRITE

FIFO\_READ

clk

Component Name

fifo\_buffer

Basic

Native Ports

Status Flags

Data Counts

Summary

Interface Type

☒ Native
☐ AXI Memory Mapped
☐ AXI Stream

Fifo Implementation

Common Clock Block RAM

FIFO Implementation Options


Supported Features

	Memory Type	(1)	(2)	(3)	(4)	(5)
Common Clock (CLK)	Built-in FIFO	✓	✓	✓	✓	✓
<b>Common Clock (CLK)</b>	<b>Block RAM</b>	✓	✓		✓	✓
Common Clock (CLK)	Distributed RAM		✓			
Common Clock (CLK)	Shift Register					
Independent Clocks (RD_CLK, WR_CLK)	Built-in FIFO	✓	✓	✓	✓	✓
Independent Clocks (RD_CLK, WR_CLK)	Block RAM	✓			✓	✓
Independent Clocks (RD_CLK, WR_CLK)	Distributed RAM		✓		✓	✓

(1) Non-symmetric aspect ratios (different read and write data widths)  
(2) First-Word Fall-Through  
(3) Uses Built-in FIFO primitives  
(4) ECC support  
(5) Dynamic Error Injection

OK

Cancel



## fifo\_channel\_delay

- In the 'Flow Navigator' window, select 'IP Catalog', search and open 'FIFO Generator (13.1)'
- Config the IP as below:

Re-customize IP

FIFO Generator (13.1)

DocumentationIP LocationSwitch to Defaults

Show disabled ports

FIFO\_WRITE

FIFO\_READ

clk

srst

wr\_rst\_busy

rd\_rst\_busy

Component Name

fifo\_channel\_delay

BasicNative PortsStatus FlagsData CountsSummary

Interface Type

Native

AXI Memory Mapped

AXI Stream

Fifo Implementation

Common Clock Block RAM

FIFO Implementation Options

Supported Features

	Memory Type	(1)	(2)	(3)	(4)	(5)
Common Clock (CLK)	Built-in FIFO	✓	✓	✓	✓	✓
Common Clock (CLK)	Block RAM	✓	✓		✓	✓
Common Clock (CLK)	Distributed RAM		✓			
Common Clock (CLK)	Shift Register					
Independent Clocks (RD_CLK, WR_CLK)	Built-in FIFO	✓	✓	✓	✓	✓
Independent Clocks (RD_CLK, WR_CLK)	Block RAM	✓	✓		✓	✓
Independent Clocks (RD_CLK, WR_CLK)	Distributed RAM		✓		✓	

(1) Non-symmetric aspect ratios (different read and write data widths)

(2) First-Word Fall-Through


(3) Uses Built-in FIFO primitives

(4) ECC support

(5) Dynamic Error Injection

OK

Cancel




## fifo\_snapshot

- In the 'Flow Navigator' window, select 'IP Catalog', search and open 'FIFO Generator (13.1)'
- Config the IP as below:











## mult\_butterfly


- In the 'Flow Navigator' window, select 'IP Catalog', search and open 'Multiplier (12.0)'
- Config the IP as below:






## mult\_fir

- In the 'Flow Navigator' window, select 'IP Catalog', search and open 'Multiplier (12.0)'
- Config the IP as below:





## ram\_snapshot

- In the 'Flow Navigator' window, select 'IP Catalog', search and open 'Multiplier (12.0)'
- Config the IP as below:

Re-customize IP

Block Memory Generator (8.3)

[Documentation](#) [IP Location](#) [Switch to Defaults](#)

IP Symbol

Power Estimation

☐ Show disabled ports

+

BRAM\_PORTA

+

BRAM\_PORTB

Component Name

ram\_snapshot

Basic

Port A Options

Port B Options

Other Options

Summary

Interface Type

Native

☐ Generate address interface with 32 bits

Memory Type

Simple Dual Port RAM

☐ Common Clock

ECC Options

ECC Type

No ECC

☐ Error Injection Pins

Single Bit Error Injection

Write Enable

☐ Byte Write Enable

Byte Size (bits)

9

Algorithm Options

Defines the algorithm used to concatenate the block RAM primitives.  
Refer datasheet for more information.

Algorithm

Minimum Area

Primitive

8kx2

OK

Cancel

Re-customize IP

Block Memory Generator (8.3)

Documentation

IP Location

Switch to Defaults

IP Symbol

Power Estimation

Show disabled ports

+

BRAM\_PORTA

+

BRAM\_PORTB

Component Name

ram\_snapshot

Basic

Port A Options

Port B Options

Other Options

Summary

Memory Size

Port A Width

1024

Range: 1 to 4608 (bits)

Port A Depth

1024

Range: 2 to 131072

The Width and Depth values are used for Write Operations in Port A

Operating Mode

No Change

Enable Port Type

Use ENA Pin

Port A Optional Output Registers

Primitives Output Register

Core Output Register

SoftECC Input Register

REGCEA Pin

READ Address Change A

Read Address Change A

OK

Cancel



Re-customize IP

Block Memory Generator (8.3)

Documentation
IP Location
Switch to Defaults

IP Symbol

Power Estimation

☐ Show disabled ports

+

BRAM\_PORTA

+

BRAM\_PORTB

Component Name

ram\_snapshot

Basic

Port A Options

Port B Options

Other Options

Summary

Memory Size

Port B Width
1024

Port B Depth : 1024  
The Width and Depth values are used for Read Operation in Port B

Operating Mode
Write First
Enable Port Type
Use ENB Pin

Port B Optional Output Registers

☐ Primitives Output Register
☐ Core Output Register

☐ SoftECC Output Register
☐ REGCEB Pin
☐ Enable ECC PIPE

Port B Output Reset Options

☐ RSTB Pin (set/reset pin)
Output Reset Value (Hex)
0

☐ Reset Memory Latch
Reset Priority
CE (Latch or Register Enable)

READ Address Change B

☐ Read Address Change B

OK

Cancel

### 3. build the firmware bit file

Go to the TCL console command field and type:

```
devkit_build
```

### 4. load the bit file to target FPGA

Xilinx Vivado project setup

17