Xilinx Vivado project setup

1. Open the development kit

- Download ADQ7WB firmware from https://transfereu.teledyne.com/link/s7R4U9ED7V3m1JAZbEE04N
- · unzip the file
- Start Vivado
- In the Vivado menu select Tools/ Run TCL Script
- Select the file: devkit/implementation/scripts/devkit.tcl

2. Set up the project

Go to the TCL console command field and type:

devkit_setup


then press Return. The execution will take a while


- In the Vivado menu select File/ Add source...
- In the Add Sources window, check 'Add or create design sources', then click 'Next'
- Click 'Add Files', select all the files in /frb-monitor/FPGA except for ul2_regfile.v, ul_coeff_mem.v, user_logic1.v and user_logic2.v. Then click 'Finish'

Create the IP cores as needed

complex_mult


- In the 'Flow Navigator' window, select 'IP Catalog', search and open 'Complex Multiplier (6.0)'
- Config the IP as below:






fifo_buffer


- In the 'Flow Navigator' window, select 'IP Catalog', search and open 'FIFO Generator (13.1)'
- Config the IP as below:






fifo_channel_delay


- In the 'Flow Navigator' window, select 'IP Catalog', search and open 'FIFO Generator (13.1)'
- Config the IP as below:







fifo_snapshot

- In the 'Flow Navigator' window, select 'IP Catalog', search and open 'FIFO Generator (13.1)'
- · Config the IP as below:









mult_butterfly


- In the 'Flow Navigator' window, select 'IP Catalog', search and open 'Multiplier (12.0)'
- Config the IP as below:






mult_fir


- In the 'Flow Navigator' window, select 'IP Catalog', search and open 'Multiplier (12.0)'
- Config the IP as below:







ram_snapshot

- In the 'Flow Navigator' window, select 'IP Catalog', search and open 'Multiplier (12.0)'
- Config the IP as below:







3. build the firmware bit file

Go to the TCL console command field and type:

devkit_build

4. load the bit file to target FPGA