ECE 385

Fall 2021

Final Project Report


Stick Figure Badminton

Zhu Xiaohan

LA4/Thursday & 18:00-20:50 Huang Tianhao

1. Introduction

The goal of our final project is to re-design and implement a game called *Stick Figure Badminton* on the FPGA as a System-on-chip. This is a two-player game that two stickmen can only move left and right on their own fields and they need to catch the shuttlecock from each other. If one of them fails to make it, including the shuttlecock falls on his field or hit the net, he will lose the game. Two stickmen will be controlled by one keyboard.



Here is the general flow of our circuit, the idea is basically based on lab 8.

2. Module Description

The most important parts of this circuit are control logic and color mapper, we can describe the hole circuit by describing the input and output of those modules.

Player1FSM: (Same as Player2FSM)

Input: Reset - Reset player1 to S1 state to serve the ball

Input: Clk, frame clk

Input: keycode - choose state transition

Output: figure 1 state - control figure 1.sv, for player 1 state transition

Output: ball exist1, ball shoot1, ball hit1 - control ball.sv, indicate the motion of the players

so that it can give corresponding state of the ball.

Color Mapper:

Input: Clk

Input: DrawX, DrawY: This signal is generated from the VGA controller and it indicates which

current pixel is being drawn. This is important because all object positions are compared to the pixel,

both for choosing what color to be drawn and for determining hit detection ("Is" family relies on

DrawX, DrawY)

Input: figure1 data/ figure2 data/ ball data / background data - picture data of players and

ball and background: These are the signal generated by each RAM for color mapper to determine

the color to print.

Input: is figure1/ is figure2/ is ball/ is background - Basically this family of "Is" logic

variables determines whether an object exists at that specific pixel, i.e. if "Is Ship" = 1 then the ship

exists at that pixel. The first sort of check that is done when deciding what type of object is present,

so it checks all of the "Is" Family.

Output: VGA R, VGA G, VGA B: These are the only outputs of the color mapper module but

very important: These decide the intensity of each color channel for the current pixel being drawn.

3. Design Procedure / State Diagram / Simulation Waveform

Overview of the design procedure:

Our project is only based on lab8 files and used the 385 helper-tool to transform picture to text.

I fully understood how to use the helper tool first, then decomposed the stick figure's motions


according to the original game. I redrew each step of motion by hand in my iPad and put them in

one picture (As the picture shown below). Then I fit the picture in right size, as well as marked the

important coordinates of one state motion: the left upper corner, the center, and the frame size (which

was put in figure 1.sv and indexed by specific state). So according to our state machine's output, our

figure 1.sv will choose the right part of the picture to read and show.



After those above processes, I implemented the FSM and tested whether the state transition works. Then, I implemented the ball's motion. This is also the most difficult part of the project, because I need to consider the collision condition criterion and gravity of the ball, which make the motion of the ball hard to show. Finally, I choose a relatively fuzzy judgment method for the collision condition criterion.

Details of my procedures are listed below:

3.1 State transition

In this procedure, all motions of one figure are decomposed to states (which listed in figure1FSM &figure2FSM):



State S1:

The start state of the player who serve the ball.

Output:

 $ball_exist1 = 1'b0;$

ball hit1 = 1'b0;

ball shoot1 = 1'b0;

Corresponding diagram number: 1

(Condition) Next state:

(keycode A) SL1

(ketcode D) SR1

(keycode S) S2









State S2:

One of the transition states of serving the ball.

Output:

ball_exist1 = 1'b0; ball_hit1 = 1'b0; ball_shoot1 = 1'b0;

Corresponding diagram number: 2

(Condition) Next state:

(Unconditional) S3

State S3:

One of the transition states of serving the ball.

Output:

ball_exist1 = 1'b0; ball_hit1 = 1'b0; ball_shoot1 = 1'b0;

Corresponding diagram number: 3

(Condition) Next state:

(Unconditional) S4

State S4:

One of the transition states of serving the ball. The ball now apart from player.

Output:

ball_exist1 = 1'b1; ball_hit1 = 1'b0; ball_shoot1 = 1'b1;

Corresponding diagram number: 4

(Condition) Next state:

(Unconditional) S5

State S5:

One of the transition states of serving the ball. The ball now apart from player.


Output:

ball_exist1 = 1'b1; ball_hit1 = 1'b0; ball_shoot1 = 1'b0;

Corresponding diagram number: 5

(Condition) Next state:

(Unconditional) S6



State S6:

One of the transition states of serving the ball.

The ball now apart from player.

Output:

ball_exist1 = 1'b1;

ball hit1 = 1'b0;

ball shoot1 = 1'b0;

Corresponding diagram number: 6

(Condition) Next state:

(Unconditional) S7

State S7:

One of the transition states of serving the ball.

The ball now apart from player.

Output:

ball exist1 = 1'b1;

ball hit1 = 1'b0;

ball_shoot1 = 1'b0;

Corresponding diagram number: 7

(Condition) Next state:

(Unconditional) W

State W:

The waiting state for player to hit the ball.

The ball now apart from player.

Output:

ball exist 1 = 1b0;

ball hit1 = 1'b0;

ball shoot1 = 1'b0;

Corresponding diagram number: 8

(Condition) Next state:

(keycode A) ML1

(ketcode D) MR1

(keycode S) H1

State H1:

One of the transition states of hitting the ball.

The ball now apart from player.

Output:

ball_exist1 = 1'b1;


ball hit1 = 1'b1;

ball shoot1 = 1'b0;

Corresponding diagram number: 9

(Condition) Next state:

(Unconditional) H2



State H2:

One of the transition states of hitting the ball.

The ball now apart from player.

Output:

ball_exist1 = 1'b1;

ball hit1 = 1'b1;

ball shoot1 = 1'b0;

Corresponding diagram number: 10

(Condition) Next state:

(Unconditional) H3

State H3:

One of the transition states of hitting the ball.

The ball now apart from player.

Output:

ball_exist1 = 1'b1;

ball hit1 = 1'b1;

ball shoot1 = 1'b0;

Corresponding diagram number: 11

(Condition) Next state:

(Unconditional) H4

State H4:

One of the transition states of hitting the ball.

The ball now apart from player.

Output:

ball exist1 = 1'b1;

ball hit1 = 1'b0;

ball shoot1 = 1'b0;

Corresponding diagram number: 9

(Condition) Next state:

(Unconditional) H5

State H5:

One of the transition states of hitting the ball.

The ball now apart from player.

Output:

ball exist1 = 1'b1;

ball hit1 = 1'b0;


ball shoot1 = 1'b0;

Corresponding diagram number: 8

(Condition) Next state:

(Unconditional) W









State MR1:

One of the transition states of moving when waiting for hitting the ball.

Output:

ball_exist1 = 1'b1; ball_hit1 = 1'b0; ball_shoot1 = 1'b0;

Corresponding diagram number: 12

(Condition) Next state: (Unconditional) MR2

State MR2:

One of the transition states of moving when waiting for hitting the ball.

Output:

ball_exist1 = 1'b1; ball_hit1 = 1'b0; ball_shoot1 = 1'b0;

Corresponding diagram number: 13

(Condition) Next state: (Unconditional) MR3

State MR3:

One of the transition states of moving when waiting for hitting the ball.

Output:

ball_exist1 = 1'b1; ball_hit1 = 1'b0; ball_shoot1 = 1'b0;

Corresponding diagram number: 14

(Condition) Next state:
(Unconditional) W

State ML1:

One of the transition states of moving when waiting for hitting the ball.

Output:

ball_exist1 = 1'b1; ball_hit1 = 1'b0; ball_shoot1 = 1'b0;

Corresponding diagram number: 14

(Condition) Next state: (Unconditional) ML2









State ML2:

One of the transition states of moving when waiting for hitting the ball.

Output:

ball_exist1 = 1'b1;

ball hit1 = 1'b0;

ball shoot1 = 1'b0;

Corresponding diagram number: 13

(Condition) Next state:

(Unconditional) ML3

State ML3:

One of the transition states of moving when waiting for hitting the ball.

Output:

ball exist1 = 1'b1;

ball hit1 = 1'b0;

ball shoot1 = 1'b0;

Corresponding diagram number: 12

(Condition) Next state:

(Unconditional) W

State SR1:

One of the transition states of moving when serving the ball.

Output:

ball_exist1 = 1'b1;

ball hit1 = 1'b0;

ball shoot1 = 1'b0;

Corresponding diagram number: 15

(Condition) Next state:

(Unconditional) SR2

State SR2:

One of the transition states of moving when serving the ball.

Output:

ball_exist1 = 1'b1;

ball hit1 = 1'b0;

ball shoot1 = 1'b0;

Corresponding diagram number: 17

(Condition) Next state:

(Unconditional) SR3









State SR3:

One of the transition states of moving when serving the ball.

Output:

ball_exist1 = 1'b1;
ball hit1 = 1'b0;

ball shoot1 = 1'b0;

Corresponding diagram number: 16

(Condition) Next state:

(Unconditional) S1

State SL1:

One of the transition states of moving when serving the ball.

Output:

ball exist1 = 1'b1;

ball hit1 = 1'b0;

ball shoot1 = 1'b0;

Corresponding diagram number: 16

(Condition) Next state:

(Unconditional) SL2

State SL2:

One of the transition states of moving when serving the ball.

Output:

ball exist1 = 1'b1;

ball hit1 = 1'b0;

ball shoot1 = 1'b0;

Corresponding diagram number: 17

(Condition) Next state:

(Unconditional) SL3

State SL3:

One of the transition states of moving when serving the ball.

Output:

ball exist1 = 1'b1;

ball hit1 = 1'b0;


ball shoot1 = 1'b0;

Corresponding diagram number: 15

(Condition) Next state:

(Unconditional) S1


State machine:




Although there are 25 states here, we actually have 17 states pictures since some states share one picture. Move left and move right can use the same three states' picture but with opposite directions. I first calculated the states than exported the corresponding part of 17 states picture, this can help me save much more memory than if I use 25 different pictures to read. The following algorithm will give the relative read address for our choice of state.

3.2 Sprite algorithm

Flow diagram:



Center, Corner and Frame are defined as:



Those data are given by the FSM output to index the coordinates:

```
assign CenterX1 = figureStateCenterX[state1];  // Center position
assign CenterY1 = figureStateCenterY[state1];
assign CornerX1 = figureStateCornerX[state1];  // left up corner
assign CornerY1 = figureStateCornerY[state1];
assign FrameX1 = figureStateFrameX[state1];  // the frame size
assign FrameY1 = figureStateCenterX[state2];  // Center position
assign CenterX2 = figureStateCenterY[state2];
assign CenterY2 = figureStateCenterY[state2];
assign CornerX2 = figureStateCornerX[state2];
assign CornerY2 = figureStateCornerY[state2];
assign FrameX2 = figureStateFrameX[state2];
assign FrameX2 = figureStateFrameX[state2];
assign FrameX2 = figureStateFrameX[state2];
```

And those coordinates are listed below, all were recorded by pixel tool:

```
assign figurestateCenterX = '{10'd69,10'd155,10'd219,10'd278,10'd343, 10'd211,10'd23,10'd222,10'd270,10'd320, 10'd312,10'd312,10'd39,10'd322,10'd352,10'd465};//robo

assign figureStateCenterY = '{10'd22,10'd22,10'd21,10'd21,10'd21, 10'd21, 10'd19, 10'd198,10'd198,10'd198,10'd198,10'd198,10'd198,10'd198,10'd332,10'd333,10'd72, 10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd334,10'd33
```

Equation to calculate whether object exist at DrawX, DrawY:

```
DrawX >= figure1_x - (CenterX1-CornerX1)
DrawX <= figure1_x + (CornerX1+FrameX1-CenterX1)
DrawY >= figure1_y - (CenterY1-CornerY1)
DrawY <= figure1_y + (CornerY1+FrameY1-CenterY1)</pre>
```

Equation to calculate the read address:

```
read address1=CenterX1-(figure1 x-DrawX)+(CenterY1-(figure1 y-DrawY))*total length
```

For figure 2, since its only the inverse of figure 1, we still read the same picture, but we need to change a little about the equation:

```
DrawX >= figure2_x - (CornerX2 + FrameX2 - CenterX2)

DrawX <= figure2_x + (CenterX2 - CornerX2)
```

Equation to calculate the read address of figure 2 also need some modification:

```
read address2=CenterX2+(figure2 x-DrawX)+(CenterY2-(figure2 y-DrawY))* total length
```

3.3 Ball motion

For ball's motion, I considered the collision condition in a very simple way.

When the control signal of FSM gives that the ball is either in player1 hand or player 2 hand, that is, when ball_exist1==1 &ball_exist2==1, the ball will appear at the position where the player holds the ball. We calculate the relative position of ball from figure1:

$$Ball_X_Pos \le figurel_x + 10'd33;$$

Ball Y Pos
$$\leq$$
 figure 1 $y + 10'd51$;

Then update the ball's position and motion.

Now, we divide the collision condition in these ways:

a) When ball is flying: keep motion in x direction, have gravity in y direction

$$\mathbf{v}_{\mathbf{x}} = \mathbf{v}_{\mathbf{x}}$$

$$v_y' = v_y + gt$$

b) When ball collides the wall: opposite direction of original x direction, have gravity in y direction

Condition: X_Pos reach X_Min or X_Max

$$\mathbf{v}_{\mathbf{x}}$$
'= $-\mathbf{v}_{\mathbf{x}}$

$$v_v = v_v + gt$$

c) When ball hits the ground: game over, no velocity

Condition: Y_Pos reach Y_Min

$$\mathbf{v}_{\mathbf{x}} = 0$$

$$\mathbf{v}_{\mathbf{v}} = 0$$

 d) When ball hits the bat: opposite direction of original x direction, a initial velocity in y direction


Condition: (X Pos, Y Pos) in range of the bat swing area

Ball hit1=1 or Ball hit2 =
$$1$$

$$\mathbf{v}_{\mathbf{x}}$$
'= $\mathbf{-v}_{\mathbf{x}}$

$$\mathbf{v}_{\mathbf{y}} = \mathbf{v}_{\mathbf{y}} + \mathbf{v}_{\mathbf{i}}$$

4. Block Diagram



5. SV Code

```
KEY, //bit 0 is set up as Reset SW, // only for test HEXO, HEX1, HEX2, HEX3, HEX4, HEX5, HEX6, LEDG,
module lab8(
                                                               input
                                                               input [3:0] KEY
input [18:0] SW,
output logic [7:0] HEX
//output logic [7:0] LI
// VGA Interface
                                                                output logic [7:0]
                                                                                                                                                                 VGA_R.
                                                                                                                                                                                                                                        //VGA Red
                                                                                                                                                                  VGA_G,
                                                                                                                                                                                                                                                VGA Green
                                                                                                                                                                  VGA_B,
VGA_CLK,
                                                                                                                                                                                                                                         //VGA Blue
                                                                output logic
                                                                                                                                                                                                                                         //VGA clock
                                                                                                                                                                                                                                       //VGA CIOCK
//VGA Sync signal
//VGA Blank signal
//VGA virtical sync signal
//VGA horizontal sync signal
                                                                                                                                                                  VGA_SYNC_N,
                                                                                                                                                                  VGA_BLANK_N,
                                                                                                                                                                  VGA_VS.
                                                                                                                                                                  VGA_HS,
                                                               // CY7C67200 Interface
inout wire [15:0] OTG_DATA,
output logic [1:0] OTG_ADDR,
output logic OTG_CS_N,
                                                                                                                                                                                                                                        //CY7C67200 Data bus 16 Bits
//CY7C67200 Address 2 Bits
//CY7C67200 Chip Select
                                                                                                                                                                  OTG_RD_N,
                                                                                                                                                                                                                                              CY7C67200 Write
                                                                                                                                                                                                                                             /CY7C67200 Read
/CY7C67200 Reset
                                                                                                                                                                  OTG_WR_N,
                                                                                                                                                                OTG_RST_N, //CY70
OTG_INT, //CY70
for Nios II Software
                                                               input OTG_RST_N,
OTG_INT,
OTG_
                                                                                                                                                                                                                                           //CY7C67200 Interrupt
                                                                                                                                                                                                                                               Vale
/SDRAM Address 13 Bits
/SDRAM Data 32 Bits
/SDRAM Bank Address 2 Bits
/SDRAM Data Mast 4 Bits
                                                                                                                                                                                                                                              /SDRAM
                                                                                                                                                                  DRAM_RAS_N,
                                                                                                                                                                                                                                                SDRAM
                                                                                                                                                                                                                                                                             Row Address Strobe
                                                                                                                                                                  DRAM_CAS_N,
                                                                                                                                                                                                                                              /SDRAM Column Address Strobe
/SDRAM Clock Enable
                                                                                                                                                                  DRAM_CKE,
                                                                                                                                                                                                                                             /SDRAM Write Enable
/SDRAM Chip Select
                                                                                                                                                                  DRAM_WE_N,
                                                                                                                                                                  DRAM_CS_N,
                                                                                                                                                                  DRAM_CLK,
                                                                                                                                                                                                                                           //SDRAM clock
                                                            input AUD_ADCDAT
                                                           input AUD_DACLRCK,
input AUD_ADCLRCK,
                                                           input AUD_BCLK
                                                          output logic AUD_DACDAT,
output logic AUD_XCK,
output logic I2C_SCLK,
output logic I2C_SDAT
);
```

Module: lab8.sv

Input & Output: Shown in diagram

Description: This module is the toplevel of our final project. It assigns all the inputs and outputs to the right place.

Purpose: This module is used to make FPGA and our code in Eclipse interact with each other.

Module: background.sv

Input & Output: Shown in diagram

Description: This module is used to store the background picture data to on-chip memory then read those data to background data for Color Mapper to assign color data.

Purpose: This module is used to place our background at the right place of the screen.

```
assign figureStateCenterx = '{10'd69,10'd155,10'd219,10'd278,10'd343, 10'd21,10'd21,10'd22,10'd270,10'd320, 10'd412,10'd69,10'd162,10'd259,10'd463, 10'd352,10'd465};//TODO
  assign figureStateCenterY = '{10'd22,10'd22,10'd21,10'd21,10'd21,10'd198,10'd198,10'd198,10'd198,10'd198,10'd198,10'd198,10'd332,10'd332,10'd332,10'd332,10'd334,10'd334};//TODO
  assign figureStateCornerx = ^{1}\{10'd0 , 10'd106 , 10'd194 , 10'd257 , 10'd321 , 10'd0 , 10'd103 , 10'd151 , 10'd248 , 10'd299 , 10'd387 , 10'd0 , 10'd92 , 10'd188 , 10'd394 , 10'd286 , 10'd396}_{10'd286 , 10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}_{10'd396}
   assign figureStateFrameY = '{10'd108,10'd107,10'd114,10'd114,10'd106
10'd123,10'd176,10'd138,10'd161,10'd141
10'd111,10'd137,10'd137,10'd138,10'd107
10'd116,10'd10};//TODO
   assign CenterX1 = figureStateCenterX[state1];  // Center position
assign CenterY1 = figureStateCenterY[state1];
assign CornerX1 = figureStateCornerX[state1];  // left up corner
assign CornerY1 = figureStateCornerY[state1];
assign FrameX1 = figureStateFrameX[state1];  // the frame size
assign FrameY1 = figureStateFrameY[state1];
   assign CenterX2 = figureStateCenterX[state2];  // Center posi
assign CenterY2 = figureStateCenterY[state2];
assign CornerX2 = figureStateCornerX[state2];  // left up cor
assign CornerY2 = figureStateCornerY[state2];
assign FrameX2 = figureStateFrameX[state2];  // the frame size
assign FrameY2 = figureStateFrameY[state2];
                                                                                                                                                                                   // Center position
                                                                                                                                                                                   // left up corner
           // Compute whether the pixel corresponds to figure1/2 or background
/* Since the multiplicants are required to be signed, we have to first cast them
from logic to int (signed by default) before they are multiplied. */
always_comb begin
state1 = figure1_state;
state2 = figure2_state;
read_address1 = 19'b0;
is figure1 = 1'b0:
                  (d
((prawx >= figure2_x - (CornerX2+FrameX2-CenterX2) || figure2_x < (CenterX2-CornerX2)) && DrawX <= figure2_x + (CenterX2-(DrawY >= figure2_y - (CenterY2-CornerY2)) && DrawY <= figure2_y + (CornerY2+FrameY2-is_figure2 = i'bi;
    read_address2 = CenterX2+(figure2_x - DrawX) + (CenterY2-(figure2_y - DrawY))*FIGURE1_LENGTH;
    /// x position in figure2
module figurel_RAM( |
   input [18:0] read_address1, read_address2,//write_address,
   input Clk,
          output logic [2:0] figure1_data, figure2_data
// mem has width of n bits and a total of xxx addresses logic [2:0] mem [0:212847]; // 424x502 = 212848 212847 initial
             $readmemh("figure1.txt", mem);// read into mem
always_ff @ (posedge Clk) begin
    figure1_data<= mem[read_address1];// get data accroding to read_address computed above
    figure2_data<= mem[read_address2];</pre>
endmodule
```

Module: figure1.sv

Input & Output: Shown in diagram

Description: This module is used to store the figure1 picture data to on-chip memory then by the specific read address according to the data from FSM to read those data to figure1_data and figure2_data for Color_Mapper to assign color data.

Purpose: This module is used to place certain state figure 1 and figure 2 at the right place of the screen.

```
input 15_Dall,
input [9:0] DrawX, DrawY, // Current pixel coordinates
output logic [7:0] VGA_R, VGA_G, VGA_B // VGA RGB output
    logic [7:0] Red, Green, Blue;
logic [23:0] background_color,figure1_color, figure2_color, ball_color;//basket_color,
logic [23:0] color;
    //-----color palette-----
logic [23:0] background_palette [0:7];
logic [23:0] figure1_palette[0:7];
    assign background_palette = '{24'hffffff, 24'h78837b, 24'h474d4b, 24'h454b47, 24'h986120, 24'he6aa54, 24'h297ba2, 24'h00537e};
// '0xffffff', '0x78837b', '0x474d4b', '0x454b47', '0x986120', '0xe6aa54', '0x297ba2',
    assign background_color = background_palette[background_data];
assign figure1_color = figure1_palette[figure1_data];
assign figure2_color = figure1_palette[figure2_data];
assign ball_color = figure1_palette[ball_data];
     // Output colors to VGA
assign VGA_R = color[23:16];
assign VGA_G = color[15:8];
assign VGA_B = color[7:0];
         Assign color based on is_ball signal
      always_comb
     begin
            if (is_figure1 == 1'b1 && figure1_color != 24'hffffff )
           color = figure1_color;
            else if (is_figure2 == 1'b1 && figure2_color != 24'hFFFFFF )
           color = figure2_color;
end
            else if ( is_ball == 1'b1 && ball_color != 24'hFFFFFF)
            begin
                 color = ball_color;
            end
            else if ( is_background == 1'b1)
            begin
                 color = background_color;
           end
           else
begin
                 color = 24'h00FF00;
           end
      end
endmodule
```

Module: color mapper.sv

Input & Output: Shown in diagram

Description: This module decides which color to be output to VGA for each pixel and whether the pixel belongs to figure 1 or figure 2 or ball or background and uses RGB color selection.

Purpose: This module is used to draw the figure 1, figure 2, ball, background, and implement RGB colors on screen.

```
module figure1Motion (
                                                                                                          // 50 MHz clock
                                                              clk,
                                                                                                          // Active-high reset signal
// The clock indicating a new frame (~60Hz)
// Current pixel coordinates
// keyboard press
                                                              Reset,
                                                               frame_clk,
                                input [9:0] DrawX, DrawY,
input [7:0] keycode,
output logic [9:0] figure1_x,
output logic [9:0] figure1_y
      parameter [9:0] figure1_X_Center = 10'd160;
parameter [9:0] figure1_Y_Center = 10'd360;
// motion range
parameter [9:0] figure1_X_Min = 10'd40;
parameter [9:0] figure1_X_Max = 10'd300;
parameter [9:0] figure1_Y_Min = 10'd0;
parameter [9:0] figure1_Y_Max = 10'd440;
// motion step
                                                                                                      // Start X position
// Start Y position
                                                                                                       // Leftmost point on the X axis
// Rightmost point on the X axis
// Topmost point on the Y axis
// Bottommost point on the Y axis
       // motion step
parameter [9:0] figure1_X_Step = 10'd1;
parameter [9:0] figure1_Y_Step = 10'd1;
                                                                                                       // Step size on the X axis
// Step size on the Y axis
         logic [9:0] figure1_X_Pos, figure1_X_Motion, figure1_Y_Pos, figure1_Y_Motion;
logic [9:0] figure1_X_Pos_in, figure1_Y_Pos_in;
////// Do not modify the always_ff blocks. //////
// Detect rising edge of frame_clk
logic frame_clk_delayed, frame_clk_rising_edge;
always_ff @ (posedge clk) begin
    frame_clk_delayed <= frame_clk;
    frame_clk_rising_edge <= (frame_clk == 1'b1) && (frame_clk_delayed == 1'b0);
end</pre>
         // Update registers
always_ff @ (posedge Clk)
         begin
if (Reset) // back to original place and don't move
                  begi
                          figure1_X_Pos <= figure1_X_Center;
figure1_Y_Pos <= figure1_Y_Center;
                  end
                  else
                 begin
                          figure1_X_Pos <= figure1_X_Pos_in;
figure1_Y_Pos <= figure1_Y_Pos_in;
                  end
         end
         always_comb
         begin
                 in
// By default, keep motion and position unchanged
figure1_X_Pos_in = figure1_X_Pos;
figure1_Y_Pos_in = figure1_Y_Pos;
figure1_x = figure1_X_Pos;
figure1_y = figure1_Y_Pos;
figure1_X_Motion = 10'd0;
figure1_Y_Motion = 10'd0;
                  // Update position and motion only at rising edge of frame clockv
if (frame_clk_rising_edge)
                      čase(keycode)
                          8'h04: // A: Go left
begin
                                        figure1_X_Motion = (~(figure1_X_Step) + 1'b1);
figure1_Y_Motion = 10'h000;
                                  end
                          8'h07: // D: Go right
begin
                                       figure1_X_Motion = figure1_X_Step;
figure1_Y_Motion = 10'h000;
                                  end
                          8'hla: // W: Jump not use now
begin
                                        figure1_Y_Motion = 10'h000;//(~(figure1_Y_Step) + 1'b1);
figure1_X_Motion = 10'h000;
                                  end
                           8'h16: // S: Bat not use now
                                 begin
                                       figure1_Y_Motion = 10'h000;//figure1_Y_Step;
figure1_X_Motion = 10'h000;
                                  end
                           default:
                                 begin
                           endcase
                           // Update the figure1's position with its motion
figure1_X_Pos_in = figure1_X_Pos + figure1_X_Motion;
figure1_Y_Pos_in = figure1_Y_Pos + figure1_Y_Motion;
         end
endmodule
```

Module: figure1Motion.sv

Input & Output: Shown in diagram

Description: This module updates the position and motion of figure 1 only at the rising edge of frame clock and unlike what we did in lab 8, if no keys are pressed it will not change the motion.

Purpose: This module is used to calculate the positions and reacts to keypresses which are from the user via the keyboard.

Module: figure2Motion.sv (almost same as figure1Motion.sv)

Input & Output: Shown in diagram

Description: This module updates the position and motion of figure 2 only at the rising edge of frame clock and unlike what we did in lab 8, if no keys are pressed it will not change the motion.

Purpose: This module is used to calculate the positions and reacts to keypresses which are from the user via the keyboard.

```
always_ff @ (posedge frame_clk)
begin
       // Assign control signals based on current state case (State) S1 :
                                                                                                                                                                                   begin
ball_exist1 = 1'b0;
ball_hit1 = 1'b0;
ball_shoot1 = 1'b0;
figure1_state = 10'd0;
end
                            se(keycode)
8'h04: // A: Go left
Next_state = SL1;
8'h07: // D: Go right
Next_state = SR1;
8'h16: // S: Hit
Next_state = S2;
default:
Next_state = S1;
default:
Next_state = S1;
                                                                                                                                                                                   ;
begin
ball_exist1 = 1'b0;
ball_hit1 = 1'b0;
ball_shoot1 = 1'b0;
figure1_state = 10'd1;
end
                       endcase
                       Next_state = S3;
                                                                                                                                                                                   begin
ball_exist1 = 1'b0;
ball_hit1 = 1'b0;
ball_shoot1 = 1'b0;
figure1_state = 10'd2;
end
              53
                       Next_state = S6;
                                                                                                                                                                                  begin
ball_exist1 = 1'b1;
ball_hit1 = 1'b0;
ball_shoot1 = 1'b1;
figure1_state = 10'd3;
end:
              56
                       Next state = S7:
              57
                       Next_state = W;
                       case(keycode)
                             se(keycode)
8'h04: // A: Go left
Next_state = MLI;
8'h07: // D: Go right
Next_state = MRI;
8'h16: // S: Hit
Next_state = H1;
default
                                                                                                                                                                                   :
begin
ball_exist1 = 1'b1;
ball_hit1 = 1'b0;
ball_shoot1 = 1'b0;
figure1_state = 10'd4;
end
                      default :
    Next_state = W;
endcase
```

Module: figure1FSM.sv

Input & Output: Shown in diagram

Description: This module defines our state machine of figure1, which determines the next state and some output variable for the current state in order to control figure1 motion.

Purpose: This module regulates the states of our figure 1 so that it can continuously show its movement when swing and run. It also assigns proper values to some control signals to make the system function properly.

Module: figure2FSM.sv (almost same as figure1FSM.sv)

Input & Output: Shown in diagram

Description: This module defines our state machine of figure2, which determines the next state and some output variable for the current state in order to control figure2 motion.

Purpose: This module regulates the states of our figure 2 so that it can continuously show its movement when swing and run. It also assigns proper values to some control signals to make the system function properly.

```
]module hpi_io_intf( input
 /// Buffer (register) for from_sw_data_out because inout bus should be driven // by a register, not combinational logic. logic [15:0] from_sw_data_out_buffer;
// TODO: Fill in the blanks below.
always_ff @ (posedge Clk)
!begin
   if(Reset)
      <= 1'b0;
<= 16'h0000;
             OTG_RST_N
             from_sw_data_in
      end
else
begin
             from_sw_data_out_buffer <= from_sw_data_out;
                                               <= from_sw_address;
<= from_sw_r;
<= from_sw_w;
<= from_sw_cs;
<= 1'b1;|</pre>
            OTG_ADDR
OTG_RD_N
            OTG_WR_N
OTG_CS_N
OTG_RST_N
             from_sw_data_in
                                                <= OTG_DATA;
      end
 end
 // OTG_DATA should be high Z (tristated) when NIOS is not writing to OTG_DATA inout bus.
// Look at tristate.sv in lab 6 for an example.
assign OTG_DATA = ~from_sw_w ? from_sw_data_out_buffer : {16'bz};
 endmodule
```

Module: hpi_io_intf

Input & Output: Shown in diagram

Description: This module is the interface between NIOS II and EZ-OTG chip, a hardware tri-state buffer using buffer (register) for from sw data out.

Purpose: This module is used to send read, write, cs, reset, data and address signals to the EZ-OTG chip, and OTG_DATA should be high Z (tristated) when NIOS is not writing to OTG_DATA inout bus.

Module: VGA controller

Input & Output: Shown in diagram

Description: This module handles the synchronization of signals where VS implies vertical sync and HS implies horizontal sync of the VGA signal we are outputting in addition to "drawing" pixels **Purpose:** This module is used to display the ball bouncing on the screen, as an output from the FPGA

Platform Designer Modules

□ clk_0	Clock Source
clk_in	Clock Input
clk_in_reset	Reset Input
clk	Clock Output
clk_reset	Reset Output

This is the clock module which simply the 50Mhz generated by the FPGA. The clk goes from here to all the other clocks inputs

```
clk1 Clock Input

s1 Avalon Memory Mapped Slave
reset1 Reset Input
```

This is our on-chip memory, which is often smaller than SRAM in size but faster and actually on the chip. The data width is 32 bits and the total memory size is 16 bytes

```
SDRAM Controller Intel FPGA IP

clk
Clock Input

reset
Reset Input

sl
Avalon Memory Mapped Slave

wire

Conduit
```

This is our SDRAM that we use to store the software program due to the limited on-chip memory.

We have to use an SDRAM controller to interface with the bus since we have row/column addressing and constantly needs to refresh in order to retain data.

This module generates the clock that goes into the SDRAM. The PLL allows us to account for delays, specifically 3ns in order to have the SDRAM wait for the outputs to stabilize.

```
System ID Peripheral Intel FP...

clk
Clock Input
reset
Reset Input
control_slave
Avalon Memory Mapped Slave
```

This is an ID checker which ensure the compatibility between hardware and software.

□ □ nios2_gen2_0	Nios II Processor
clk	Clock Input
reset	Reset Input
data_master	Avalon Memory Mapped Master
instruction_master	Avalon Memory Mapped Master
irq	Interrupt Receiver
debug_reset_request	Reset Output
debug_mem_slave	Avalon Memory Mapped Slave
custom_instructi	Custom Instruction Master

This is an IP based 32-bit CPU which can programmed using a high-level language.

```
□ keycode

clk

Clock Input

reset

Reset Input

s1

external_connection

PIO (Parallel I/O) Intel FPGA IP

Clock Input

Reset Input

Avalon Memory Mapped Slave

Conduit
```

This is a simple 8 bit-wide PIO block, which outputs the keycode from the IO READ (keyboard).

```
□ otg_hpi_address

clk

clock Input

reset

Reset Input

s1

external_connection

PIO (Parallel I/O) Intel FPGA IP

Clock Input

Avalon Memory Mapped Slave

Conduit
```

This is a simple PIO block, which outputs the 2-bit value corresponding to the specific HPI register.

```
clk Clock Input
reset Reset Input
s1 Avalon Memory Mapped Slave
external_connection Conduit
```

This is a simple 32 bit-wide PIO block, which is inout because data is both read from and written to

here.

```
□ otg_hpi_r

clk

reset

s1

external_connection

PIO (Parallel I/O) Intel FPGA IP

Clock Input

Reset Input

Avalon Memory Mapped Slave

Conduit
```

This is a simple PIO block, which is a 1bit output corresponding to a "read" enable signal

```
□ otg_hpi_w

clk

reset

Reset Input

sl

external_connection

PIO (Parallel I/O) Intel FPGA IP

Clock Input

Avalon Memory Mapped Slave

Conduit
```

This is a simple PIO block, which is a 1bit output corresponding to a "write" enable signal

```
clk Clock Input
reset Reset Input
s1 Avalon Memory Mapped Slave
external_connection Conduit
```

This is a simple PIO block, which is a 1bit output corresponding to a "chip enable" signal

```
clk Clock Input
reset Reset Input
s1 Avalon Memory Mapped Slave
external_connection Conduit
```

This is a simple PIO block, which is a 1bit output corresponding to a "reset" signal

6. Design statistics and Discussions

LUT	2756
DSP	0
Memory (BRAM)	1087488
Flip-Flop	2184
Frequency	127.81Mhz
Static Power	105.20mW
Dynamic Power	0.75mW
Total Power	180.57mW

7. Conclusion

I encountered many flaws when debugging, except those basic syntax errors that raised by Quartus, something like forgetting to declare the new variable in scope, wrong assignment of FSM states.....Those errors are fixed by compare my output with the correct output to see where is the error, I also use the RTL viewer to see the port connection to debug.

In demo, we failed to show our ball in screen, that might because the collision condition is not right, so that the ball just flashed at one second. We reviewed our code again and made some changes. Also, since the key is interrupted, we cannot move two players at the same time, which might cause the inequality. This problem can be solved but need a lot of modification.

In summary, we almost completed a game *Stickman Badminton*. Though it's not as our expected before, but the motion is really smooth. I learned a lot from this project, especially how to use FSM to give control signals that make every part work properly as a whole entity, also how to give correct inputs and outputs between different modules. Also, beside consolidating the knowledge I learned in the course, I learned how to use sprite and compress the picture.