



.tran 0 10ms 0 1ms startup

this is NPN version
PNP version, change all NPN transistors to be PNP, swap D1 polarity
xiaolaba, simulation done

