

No. 4475A

LC7942ND

Dot-matrix LCD Driver

Overview

The LC7942ND is a common driver LSI for driving large, dot-matrix LCD displays. It features a built-in 64-bit bidirectional shift register and a 4-level LCD driver. It can also be connected in cascade to increase the number of bits

The LC7942ND is designed to be used with LC7940ND (QFP100) or LC7941ND (QFP100) segment drivers to drive large LCD panels.


Features

- 64 built-in LCD display drive circuits
- 1/64 to 1/128 display duty cycle
- Input/outputs for cascade connection
- Bias supply voltages can be supplied externally
- Operating supply voltage and ambient temperature
 - 5 V $\pm 10\%$ logic supply (V_{DD}) at T_a = -20 to +85 °C
 - 8 to 20 V LCD supply $(V_{DD} V_{EE})$ at $T_a = -20$ to +85 °C
- CMOS process
- 80-pin flat plastic package

Package Dimensions


Unit: mm

3177-QFP80D




- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use;
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

Pin Assignment



Block Diagram



Pin Functions

Number	Name	I/O	Function								
32	VDD										
34	Vss	Supply	V _{DD} - V _{SS} is the logic supply	V _{DD} — V _{SS} is the logic supply. V _{DD} — V _{EE} is the LCD supply.							
27	VEE										
30	V1		100 1 45 100	LCD panel drive voltage supplies.							
29	V2	Supply	V ₁ and V _{EE} are selected levels.								
28	V5		V ₂ and V ₅ are not-selected levels.								
38	СР	I	Display data input clock (falling-edge trigger).								
40	DIO1	1/0	RS/LS	DIO1	DIO64	Shift direction					
25	DIO64	1/0	LOW (right shift)	Input	Output	O1 → O64					
33	RS/LS	ı	HIGH (left shift)	Output	Input	O64 → O1					
36	М	t	LCD panel drive voltage output alternation control signal.								
31	DISP OFF	ŀ	O1 to O64 output control input pins.								
	O1 to O40		LCD drive outputs. The output drive level is determined by the display data, M signal and DISP OFF input as shown below.								
41 to 80		0	M	Q	DISP OF	F Output					
			LOW	LOW	HIGH	V ₂					
			LOW	HIGH	HIGH	Vee					
	O41 to O64		HIGH	LOW	HIGH	Vs					
4 4- 04			HIGH	HIGH	нюн	V ₁					
1 to 24			×	×	LOW	ν ₁					
			Note × = don't care (tied HIGH or	LOW)							
26	NC					,					
35	NC		- No connection.								
37	NC	_									
39	NC										

Specifications

Absolute Maximum Ratings

 $T_a = 25 \pm 2$ °C, $V_{SS} = 0$ V

Parameter	Symbol	Ratings	Unit	
Logic supply voltage	V _{DD} max	-0.3 to +7.0	V	
LCD supply voltage. See note.	V _{DD} - V _{EE} max	0 to 22	V	
Input voltage	V _I max	-0.3 to V_{DD} + 0.3	٧	
Operating temperature range	Topr	-20 to +85	~℃	
Storage temperature range	T _{stg}	-40 to +125	°C	

Note

 $V_{DD} \geq V_1 > V_2 > V_5 > V_{EE}$

Allowable Operating Ranges

 $T_a = -20$ to +85 °C, $V_{SS} = 0$ V

Parameter	Symbol	Conditions	Ratings			
- aranyotor			min	typ	max	Unit
Logic supply voltage	V _{DD}		4.5	_	5.5	٧
LCD supply voltage	V _{DD} - V _{EE}	See notes 1 and 2.	8		20	٧
DIO1, DIO64, CP, M, RS/LS and DISPOFF HIGH-level input voltage	ViH		0.8V _{DD}	<u>-</u>	-	٧
DIO1, DIO64, CP, M, RS/LS and DISPOFF LOW-level input voltage	VIL		-	-	0.2V _{DD}	٧
CP shift clock frequency	fcp		- 1	_	1	MHz
CP pulsewidth	twc		125			ns
DIO1 and DIO64 to CP setup time	tserup		100	_	-	ns
DIO1 and DIO64 to CP hold time	tHOLD		100	_	-	ns
CP rise time	t _R				50	ns
CP fall time	t _F		_		50	nŝ

Notes

- 1. $V_{DD} \ge V_1 > V_2 > V_5 > V_{RE}$
- 2. At turn ON, the LCD supply should be energized after or simultaneously with the logic supply. At turn OFF, the logic supply should be cut after or simultaneously with the LCD supply.

Electrical Characteristics

 T_a = 25 ±2 °C, V_{SS} = 0 V, V_{DD} = 5 V ±10%

Parameter	Symbol	Conditions	Ratings			T
			min	typ	max	Unit
DIO1, DIO64, CP, M, RS/LS and DISPOFF HIGH-level input current	ſн	V _{IN} = V _{DD}	-	_	1	μА
DIO1, DIO64, CP, M, RS/LS and DISPOFF LOW-level input current	hi	V _{IN} = V _{SS}	-1.	-	-	μΑ
DIO1 and DIO64 HiGH-level output voltage	VoH	loн = -400 µA	V _{DD} - 0.4	-	-	٧
DIO1 and DIO64 LOW-level output voltage	V _{OL}	lo _L = 400 μA	-		0.4	٧
O1 to O64 driver ON resistance	Ron	V _{DD} - V _{EE} = 18 V, [V _{DE} - V _O] = 0.25 V, V _{DD} = 4.5 V	-	_	1.5	kΩ
VDD static supply current	l _{DD}	V _{DD} - V _{EE} = 18 V, CP = V _{DD}	-	-	100	μА
CP input capacitance	Cı	fcp = 1 MHz	_	5	_	рF

Note

 $V_{DE} = V_1$ or V_2 or V_5 or V_{EE} , $V_1 = V_{DD}$, $V_2 = 10/11 \times (V_{DD} - V_{EE})$, $V_5 = 1/11 \times (V_{DD} - V_{EE})$

Switching Characteristics

$$T_{\text{a}}$$
 = 25 ±2 °C, V_{SS} = 0 V, V_{DD} = 5 V ±10%

Parameter	Symbol	Conditions	Ratings			1110
			min	typ	max	- Unit
Output delay time	tРLH	C _L = 30 pF	-	-	250	
	tehl.		-	-	250	ns

Switching Characteristics Waveform

