CMOS IC



LC7940YC,7941YC

Dot-matrix LCD Drivers

Overview

The LC7940YC and LC7941YC are segment driver ICs for driving large, dot-matrix LCD displays. They read 4-bit parallel or serial input, display data from a controller into an 80-bit latch, and then generate LCD drive signals corresponding to that data.

The LC7940YC and LC7941YC feature mirror-image pin assignments, allowing them to be used together to increase component density. They are designed to be used with the LC7942YC common driver to drive large LCD panels.

Features

- 80 built-in LCD display drive circuits
- 1/8 to 1/128 display duty cycle
- Serial or 4-bit parallel data input
- Chip disable for low power dissipation for large-sized panels
- Bias supply voltags can be supplied externally
- · Operating supply voltage and ambient temperature
 - 2.7 to 5.5 V logic supply (V_{DD}) at Ta = -20 to +85°C
 - 8 to 20V LCD supply (V_{DD} V_{EE}) at Ta = -20 to +85 $^{\circ}\text{C}$
- · CMOS process

Specifications

The following electrical characteristics apply when sealed in a Sanyo standard QIC-100 package.

Absolute Maximum Ratings at $Ta = 25 \pm 2$ °C, $V_{SS} = 0$ V

Parameter	Symbol	Ratings	Unit
Logic supply voltge	V _{DD} max	-0.3 to +7.0	V
LCD supply voltage, See Note below.	V _{DD} – V _{EE} max	0 to 22	V
Input voltage	V _I max	–0.3 to V _{DD} + 03	°C

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

Parameter	Symbol	Ratings	Unit
Operating temperature range	T _{opr}	-20 to +85	°C
Storage temperature range	T _{stg}	-40 to +125	°C

Note

 $V_{DD} \geq V_1 > V_3 > V_4 > V_{EE}$

Recommended Operating Conditions at $Ta = -20 \text{ to} + 85^{\circ}\text{C}$, $V_{SS} = 0\text{V}$

Parameter	Symbol	Conditions		Ratings			
Farameter	Symbol	Conditions	min	typ	max	Unit	
Logic supply voltage	V _{DD}		2.7	-	5.5	V	
LCD supply voltage	V _{DD} – V _{EE}	See Notes 1 and 2.	8	=	20	V	
HIGH-level input voltage	V _{IH}	CP, CDI, DI1 to DI3, M, SDI, P/S, DISPOFF and LOAD	0.8V _{DD}	-	-	V	
LOW-level inpvt voltage	V _{IL}	CP, CDI, DI1 to DI3, M, SDI, P/S, DISPOFF and LOAD	-	-	0.2V _{DD}	V	
CP shift clock frequency	f _{CP}			-	3.3	MHz	
CP pulsewidth	t _{WC}		100	-	-	ns	
LOAD pulsewidth	t _{WL}		100	-	-	ns	
DIn and SDI to CP setup time	t _{SETUP}		80	-	-	ns	
DIn and SDI to CP hold time	t _{HOLD}		80	-	-	ns	
CP to LOAD time	t _{CL1}		0	-	-	ns	
OF to LOAD time	t _{CL2}		100	-	-	ns	
LOAD to CP time	t _{LC}		100	-	-	ns	
CP rise time	t _R		-	-	50	ns	
CP fall time	t _F		-	-	50	ns	
LOAD rise time	t _{RL}		-	-	50	ns	
LOAD fall time	t _{FL}		-	-	50	ns	

Notes

- 1. $V_{DD} \ge V_1 > V_3 > V_4 > V_{EE}$
- 2. At turn ON, the LCD supply should be energized after or simultaneously with the logic supply. At turn OFF, the logic supply should be cut after or simultaneously with the LCD supply.

Electricai Characterfstics at Ta = 25 \pm 2°C,V $_{SS}$ = 0V, V $_{DD}$ = 2.7 to 5.5 V

Parameter	Symbol	Symbol Conditions		Ratings			
i didilicici	Symbol	Conditions	min typ max		Unit		
HIGH-level input current	lн	$\begin{aligned} & \text{V}_{\text{IN}} = & \text{V}_{\text{DD}}; \text{LOAD, CP, CDI,} \\ & \text{P/S, DI1 to DI3, SDI, M,} \\ & \text{and } \overline{\text{DISPOFF}} \end{aligned}$	_	-	1	μΑ	
LOW-level input current	I _{IL}	VIN = VSS; LOAD, CP, CDI, P/S, DI1 to DI3, SDI, M, and DISPOFF	-	-	-1	μА	
CDO HIGH-level output voltage	V _{OH}	I _{OH} = -400 μA	V _{DD} – 0.4	-	-	V	
CDO LOW-levef output voltage	V _{OL}	I _{OL} = 400 μA	-	-	0.4	V	
O1 to O80 driver ON resistance	R _{ON}	$V_{DD} - V_{EE} = 18 \text{ V},$ $ V_{DE} - V_{O} = 0.25 \text{ V}.$ See note	_	2	4	kΩ	

Parameter	Symbol	Symbol Conditions		Ratings			
i alametei	Symbol	Conditions	min	typ	max	Unit	
V _{DD} to V _{SS} standby supply current	I _{ST}	$\begin{aligned} &\text{CDI} = \text{V}_{\text{DD}}, \\ &\text{V}_{\text{DD}} - \text{V}_{\text{EE}} = 18 \text{ V}, \\ &\text{f}_{\text{CP}} = 3.3 \text{ MHz}, \\ &\text{no output load ; V}_{\text{SS}} \end{aligned}$	-	-	200	μА	
V _{DD} to V _{ss} operating supply current	Iss	$V_{DD} - V_{EE} = 18 \text{ V},$ $f_{CP} = 3.3 \text{ MHz},$ $I_{LOAD} = 5.156 \text{ kHz},$ $f_{M} = 52 \text{ Hz}; VSS$	-	-	1.0	mA	
V _{DD} to V _{EE} operating supply current	lee	$V_{DD} - V_{EE} = 18V,$ $f_{CP} = 3.3 \text{ MHz},$ $f_{LOAD} = 5,156 \text{ kHz},$ $f_{M} = 52 \text{ Hz}; V_{EE}$	-	-	0.1	mA	
CP input capacitance	C _I	f _{CP} = 3.3 MHz ; CP	-	5	-	pF	


Note

 $V_{DE} = V_1 \text{ or } V_3 \text{, or } V_4 \text{ or } V_{EE}, V_1 = V_{DD}, V_3 = 9/11 \times (V_{DD} - V_{EE}), V_4 = 2/11 \times (V_{DD} - V_{EE})$


Switching Characteristics at $Ta = 25 \pm 2^{\circ}C$, $V_{SS} = 0V$, $V_{DD} = 2.7$ to 5.5 V

Parameter	Symbol	Conditions		Unit		
Farameter	Symbol	Conditions	min	typ	max	
CDO output delay time	t _D	C _L = 30 pF	-	ı	200	ns

Switching Characteristics Waveform




Pad Layout (Top view)



LC7940YC Pad Location									
			chip size : 4.830	mm x 3.550 mm					
Pin_No.	Name	Х	Y	Pin_No.	Name	Х	Υ		
1	O1	-1600	2240	51	O51	1600	-2240		
2	O2	-1600	2072	52	O52	1600	-2072		
3	O3	-1600	1906	53	O53	1600	-1906		
4	04	-1600	1742	54	O54	1600	-1742		
5	O5	-1600	1580	55	O55	1600	-1580		
6	O6	-1600	1420	56	O56	1600	-1420		
7	07	-1600	1262	57	O57	1600	-1262		
8	O8	-1600	1106	58	O58	1600	-1106		
9	O9	-1600	952	59	O59	1600	-952		
10	O10	-1600	800	60	O60	1600	-800		
11	011	-1600	650	61	O61	1600	-650		
12	O12	-1600	502	62	O62	1600	-502		
13	O13	-1600	356	63	O63	1600	-356		
14	O14	-1600	212	64	O64	1600	-212		
15	O15	-1600	70	65	O65	1600	-70		
16	O16	-1600	-70	66	O66	1600	70		
17	O10	-1600	-212	67	O67	1600	212		
18	O17	-1600	-356	68	O68	1600	356		
19	O18		-502	69	O69	1600	502		
		-1600							
20	020	-1600	-650	70	070	1600	650		
21	021	-1600	-800	71	071	1600	800		
22	022	-1600	-952	72	072	1600	952		
23	023	-1600	-1106	73	073	1600	1106		
24	024	-1600	-1262	74	074	1600	1262		
25	O25	-1600	-1420	75	O75	1600	1420		
26	O26	-1600	-1580	76	O76	1600	1580		
27	O27	-1600	-1742	77	077	1600	1742		
28	O28	-1600	-1906	78	O78	1600	1906		
29	O29	-1600	-2072	79	O79	1600	2072		
30	O30	-1600	-2240	80	O80	1600	2240		
31	O31	-1420	-2240	81					
32	O32	-1262	-2240	82	CDO	1415	2240		
33	O33	-1106	-2240	83					
34	O34	-952	-2240	84	DISPOFF	1252	2240		
35	O35	-800	-2240	85	P/S	1091	2240		
36	O36	-650	-2240	86	V _{SS}	825	2179		
37	037	-502	-2240	87	V _{EE}	629	2179		
38	O38	-356	-2240	88	V ₄	464	2179		
39	O39	-212	-2240	89	V ₃	299	2179		
40	O40	-70	-2240	90					
41	O41	70	-2240	91	V _{DD}	123	2179		
42	042	212	-2240	92	V ₁	-42	2179		
43	043	356	-2240	93	M	-316	2240		
44	044	502	-2240	94	DI1	-467	2240		
45	O45	650	-2240	95	DI2	-620	2240		
46	O46	800	-2240	96	DI3	-775	2240		
47	O40 O47	952	-2240	97	SDI	-932	2240		
48	O47	1106	-2240	98	LOAD	-1091	2240		
49	O46	1262	-2240	99	CDI	-1091	2240		
50	O50	1420	-2240	100	СР	-1252 -1415	2240		

LC7941C Pad Location									
			chip size : 4.830	mm x 3.550 mm					
Pin No.	Name	X	Υ	Pin No.	Name	X	Y		
1	O80	-1600	2240	51	O30	1600	-2240		
2	O79	-1600	2072	52	O29	1600	-2072		
3	O78	-1600	1906	53	O28	1600	-1906		
4	077	-1600	1742	54	O27	1600	-1742		
5	O76	-1600	1580	55	O26	1600	-1580		
6	O75	-1600	1420	56	O25	1600	-1420		
7	074	-1600	1262	57	O24	1600	-1262		
8	073	-1600	1106	58	O23	1600	-1106		
9	072	-1600	952	59	O22	1600	-952		
10	071	-1600	800	60	O21	1600	-800		
11	O70	-1600	650	61	O20	1600	-650		
12	O69	-1600	502	62	O19	1600	-502		
13	O68	-1600	356	63	O18	1600	-356		
14	O67	-1600	212	64	017	1600	-212		
15	O66	-1600	70	65	O16	1600	-70		
16	O65	-1600	-70	66	O15	1600	70		
17	O64	-1600	-212	67	O13	1600	212		
18		-		68		1600			
	O63	-1600	-356		013		356		
19	O62	-1600	-502	69	012	1600	502		
20	O61	-1600	-650	70	011	1600	650		
21	O60	-1600	-800	71	O10	1600	800		
22	O59	-1600	-952	72	O9	1600	952		
23	O58	-1600	-1106	73	O8	1600	1106		
24	O57	-1600	-1262	74	07	1600	1262		
25	O56	-1600	-1420	75	O6	1600	1420		
26	O55	-1600	-1580	76	O5	1600	1580		
27	O54	-1600	-1742	77	O4	1600	1742		
28	O53	-1600	-1906	78	O3	1600	1906		
29	O52	-1600	-2072	79	O2	1600	2072		
30	O51	-1600	-2240	80	01	1600	2240		
31	O50	-1420	-2240	81	CP	1415	2240		
32	O49	-1262	-2240	82	CDI	1252	2240		
33	O48	-1106	-2240	83	LOAD	1091	2240		
34	O47	-952	-2240	84	SDI	932	2240		
35	046	-800	-2240	85	DI3	775	2240		
36	O45	-650	-2240	86	DI2	620	2240		
37	O44	-502	-2240	87	DI1	467	2240		
38	O43	-356	-2240	88	М	316	2240		
39	042	-212	-2240	89	V ₁	42	2179		
40	041	-70	-2240	90	V _{DD}	-123	2179		
41	O40	70	-2240	91					
42	O39	212	-2240	92	V ₃	-299	2179		
43	O38	356	-2240	93	V ₃	-464	2179		
44	037	502	-2240	94	V ₄	-629	2179		
45	O36	650	-2240	95		-825	2179		
45	O36 O35	800	-2240	95	V _{SS} P/S	-025 -1091	2240		
47	034	952	-2240	97	DISPOFF	-1252	2240		
48	033	1106	-2240	98					
49 50	O32 O31	1262 1420	-2240 -2240	99	CDO 	-1415 	2240		

Block Diagram




Pin Functions

Pin	No.	Cumbal	I/O		Fum	ation .			
LC7940YC	LC7941YC	Symbol	1/0	Function					
91	90	V _{DD}		V _{DD} – V _{SS} is the logic supply. V _{DD} – V _{EE} is the LCD supply.					
86	95	V _{SS}	Supply						
87	94	V _{EE}		100 . EE 10 min = 0 = 0 mph					
92	89	V ₁		LCD panel drive voltage su	innlies				
89	92	V ₃	Supply	V ₁ and V _{EE} are selected le	vels.				
88	93	V ₄		V ₃ and V ₄ are not–selected levels.					
100	81	СР	I	Display data Input clock (fa	Illing-edge trigg	jer).			
99	82	CDI	I	Chip disable. Data is read in when LOW,	Chip disable. Data is read in when LOW, and not road in when HIGH.				
98	83	LOAD	I	Display data latch clock (fa On the falling edge, the LC			olay data are o	output.	
97	84	SDI	ı	Serial data input.					
96	85	DI3		4-bit parallel data input pin	IS.				
95	86	DI2		Data input		LCD drive	er outputs		
				SDI	04	08		O80	
			1	DI3	O3	07] _→	079	
94	87	D11		DI2	O2	O6	1 7	078	
				DI1 01 05 077					
				In serial data input mode, DI1 to DI3 should all be tied HIGH or LOW.				1	


Pin	No.	Countries.	1/0	Function										
LC7940YC	LC7941YC	Symbol	I/O		ru	Inction								
93	88	М	I	LCD panel drive voltage output alternation control signal.										
85	96	P/S	I	Data input mode se	elect. 4-bit parallel inp	out when HIGH, and se	rial input when LOW							
82	99	CDO	0			egment drivers. Data is ected to the CDI input of								
				LCD drive outputs. The output drive levinput as shown below		he display data, M sign	al and DISP OFF							
				М	Q	DISP OFF	Output							
				LOW	LOW	HIGH	V ₃							
1 to 80	80 to 1	80 to 1	80 to 1	80 to 1	80 to 1	80 to 1	OI to O80	OI to O80	OI to O80	0	LOW	HIGH	HIGH	V ₁
				HIGH	LOW	HIGH	V ₄							
				HIGH	HIGH	HIGH	V _{EE}							
				×	×	LOW	V ₁							
				Note x = don't care (tied	HIGH or LOW)									
84	97	DISPOFF	I	O1 to O80 output control input pin. When LOW, V1 is output on the O1 to 080 outputs, See the truth table.										
81	91	NC												
83	98	NC	_	No connection.										
90	100	NC												

Application Notes

LCD Panel 1



LCD Panel 2




100 x 240-pixel LCD Panel Application

A 100×240 -pixel LCD panel requires the following drivers.


- 3 x LC7940YC (or LC7941YC) drivers
- 2 x LC7942YC drivers

An example using 1/100 duty cycle is shown below.




- 1. The LC7942YC chips are cascaded by connecting DIO64 on chip I to DIO1 on chip 2. For a 100-bit shift register, O37 to O64 on chip 2 are left open.
- 2. The LC7940YC (or LC7941YC) chips are cascaded by connecting CDO on chip I to CDI on chip 2, and CDO on chip 2 to CDI on chip 3. CDI on chip I is tied to GND, and CDO on chip 3 is not used. This configuration allows the input of 240-bit serial data.

100 x 240-pixel LCD Panel Timing Diagram




Segment Data Not Multiples of 4

Example.



If this timing data is sent, data elements (m, 229), (m, 230), (m+1, 229), (m+1. 230)... will not appear in the output (O69 and O70 on chip 3). This is because the LC7940YC (or LC7941YC) converts serial/parallel data

in 4-bit units, which also decreases power dissipation . For data that is not a multiple of 4, like 230, the following scheme is used.



In this case, (m, 231) is output on O71 on chip 3, and (m, 232) on O72 on chip 3. However, these outputs are not connected to the panel and are, therefore, invalid.

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data,services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of June, 1999. Specifications and information herein are subject to change without notice.