Name: Lizhuang Zheng
NetID: Lzheng17

Section: ZJ1

ECE 408/CS483 Milestone 3 Report

0. List Op Times, whole program execution time, and accuracy for batch size of 100, 1k, and 5k images from your basic forward convolution kernel in milestone 2. This will act as your baseline this milestone. Note: **Do not** use batch size of 10k when you profile in --queue rai_amd64_exclusive. We have limited resources, so any tasks longer than 3 minutes will be killed. Your baseline M2 implementation should comfortably finish in 3 minutes with a batch size of 5k (About 1m35 seconds, with nv-nsight).

Batch Size	Op Time 1	Op Time 2	Total Execution Time	Accuracy
100	0.235181ms	0.858519ms	0m1.580s	0.86
1000	2.19411ms	8.33744ms	0m10.200s	0.886
5000	10.8326ms	41.6817ms	0m48.498s	0.871

Baseline Nsys:

Time(%)	Total Time	Calls	Average	Minimum	Maximum	Name
74.9	1077668953	20	F2002447 6	20622	F020401F1	audaMamany
16.1		20	53883447.6	28622 2416	583849151	cudaMemcpy cudaMalloc
7.3	231715604 104651021	20 16	11585780.2 6540688.8	811		cudaMailoc cudaDeviceSynchronize
1.1	16447834	10	1644783.4	15546		cudaLaunchKernel
0.6	9074469	20	453723.5	2328		cudaFree
0.0	3074403	20	433723.3	2320	0000030	Cudarrec
	ng CUDA Kernel S		is+ics			
	nel Statistics (istics			
Time(%)	Total Time	Instances	Average	Minimum	Maximum	Name
(,,,	TOTAL TIME		_			
100.0	104613970	6	17435661.7	9504	82818262	conv_forward_kernel
		6 2	1440.0	9504 1376	1504	do_not_remove_this_kernel
100.0	104613970	6				do_not_remove_this_kernel
100.0	104613970 2880	6 2 2	1440.0 1328.0	1376	1504	do_not_remove_this_kernel
100.0 0.0 0.0	104613970 2880 2656 ory Operation St	6 2 2	1440.0 1328.0	1376	1504	do_not_remove_this_kernel
100.0 0.0 0.0 0.0 Time(%)	104613970 2880 2656 ory Operation St	6 2 2 atistics (nand	1440.0 1328.0 Dseconds)	1376 1312 Minimum	1504 1344 Maximum	do_not_remove_this_kernel prefn_marker_kernel Name
100.0	104613970 2880 2656 ory Operation St	6 2 2 2 atistics (nano	1440.0 1328.0 Dseconds)	1376 1312	1504 1344 Maximum 582951968	do_not_remove_this_kernel prefn_marker_kernel
100.0 0.0 0.0 0.0 CUDA Memo Time(%) 92.2 7.8	104613970 2880 2656 ory Operation St Total Time 977031076	atistics (nand	1440.0 1328.0 Diseconds) Average 162838512.7 5881551.1	1376 1312 Minimum 12640	1504 1344 Maximum 582951968	do_not_remove_this_kernel prefn_marker_kernel Name [CUDA memcpy DtoH]
100.0 0.0 0.0 Time(%)	104613970 2880 2656 ory Operation St Total Time 977031076 82341716	atistics (nand	1440.0 1328.0 Diseconds) Average 162838512.7 5881551.1	1376 1312 Minimum 12640	1504 1344 Maximum 582951968 42712355	do_not_remove_this_kernel prefn_marker_kernel Name [CUDA memcpy DtoH]
100.0 0.0 0.0 0.0 CUDA Memo	104613970 2880 2656 ory Operation St Total Time 977031076 82341716	atistics (nand Operations 6 14 atistics (KiB	1440.0 1328.0 oseconds) Average 	1376 1312 Minimum 	1504 1344 Maximum 582951968 42712355	do_not_remove_this_kernel prefn_marker_kernel Name [CUDA memcpy DtoH] [CUDA memcpy HtoD]

1. Optimization 1: Tiled shared memory convolution (2 points)

a. Which optimization did you choose to implement and why did you choose that optimization technique.

I chose the Tiled shared memory convolution, because I think using shared memory will decrease the access time for input feature maps and masks, since there is some reuse of values in each block.

b. How does the optimization work? Did you think the optimization would increase performance of the forward convolution? Why? Does the optimization synergize with any of your previous optimizations?

For each block we use two shared memories, one for loading sub-tiles of input feature maps and another for loading sub-tiles of masks.

I think the optimization will improve the performance since shared memory access is much faster than the global memory access.


This optimization is implemented directly based on the M2 baseline.

c. List the Op Times, whole program execution time, and accuracy for batch size of 100, 1k, and 5k images using this optimization (including any previous optimizations also used).

Batch Size	Op Time 1	Op Time 2	Total Execution Time	Accuracy
100	0.823724ms	2.13124ms	0m1.575s	0.86
1000	8.19428ms	21.3309ms	0m10.278s	0.886
5000	40.6632ms	106.344ms	0m48.653ms	0.871

It is not successful in improving performance, because we need to take account of the existence of Stride "S." Every time we load a sub-tile of input feature map, we need to cover [(TILE_WIDTH-1)*S+MASK_WIDTH]^2 elements (here MASK_WIDTH=K), but as the stride being large, the overlap between needed places (TILE_WIDTH^2 values, each place is S positions away from others) and halos (K^2 areas around each needed place, required to be convolved with the mask sub-tile) will become less, even no overlap if the stride is large enough, making it almost no reuse among a block. What's more, in this situation, we even load more unnecessary values into the shared memory, which is a big waste of resources.

CUDA API	g CUDA API Stat Statistics (nan					
Time(%)	Total Time	Calls	Average	Minimum	Maximum	Name
61.0	552532423	20	27626621.1	31344	286718982	cudaMemcpy
21.0	190085554	20	9504277.7	2321	186644123	cudaMalloc
16.4	148349722	16	9271857.6	907	106798867	cudaDeviceSynchronize
1.4	12434650	10	1243465.0	25433	12157185	cudaLaunchKernel
0.3	2789750	20	139487.5	2364	628189	cudaFree
Senerating	g CUDA Kernel S g CUDA Memory O el Statistics (peration Stati	stics			
Time(%)	Total Time	Instances	Average	Minimum	Maximum	Name
Time(%)	Total Time 148316211		Average 24719368.5	Minimum 33824		
		6	24719368.5		106788675	conv_forward_kernel
100.0	148316211	6 2	24719368.5 1376.0	33824	106788675 1376	
100.0	148316211 2752	6 2 2	24719368.5 1376.0 1312.0	33824 1376	106788675 1376	conv_forward_kernel do_not_remove_this_kernel
100.0	148316211 2752 2624 ry Operation St	6 2 2	24719368.5 1376.0 1312.0	33824 1376	106788675 1376	conv_forward_kernel do_not_remove_this_kernel
100.0 0.0 0.0 0.0	148316211 2752 2624 ry Operation St	6 2 2 atistics (nano	24719368.5 1376.0 1312.0 seconds)	33824 1376 1280 Minimum	106788675 1376 1344 Maximum	conv_forward_kernel do_not_remove_this_kernel prefn_marker_kernel
100.0 0.0 0.0	148316211 2752 2624 ry Operation St Total Time 505902184	atistics (nano	24719368.5 1376.0 1312.0 eseconds)	33824 1376 1280	106788675 1376 1344 Maximum 285956046	conv_forward_kernel do_not_remove_this_kernel prefn_marker_kernel
100.0 0.0 0.0 TUDA Memor	148316211 2752 2624 ry Operation St Total Time 505902184	atistics (nano Operations	24719368.5 1376.0 1312.0 oseconds) Average 84317030.7 2784987.4	33824 1376 1280 Minimum	106788675 1376 1344 Maximum 285956046	conv_forward_kernel do_not_remove_this_kernel prefn_marker_kernel Name [CUDA memcpy DtoH]
100.0 0.0 0.0 TUDA Memor	148316211 2752 2624 ry Operation St Total Time 505902184 38989824 ry Operation St	atistics (nano Operations	24719368.5 1376.0 1312.0 oseconds) Average 84317030.7 2784987.4	33824 1376 1280 Minimum	106788675 1376 1344 Maximum 	conv_forward_kernel do_not_remove_this_kernel prefn_marker_kernel Name [CUDA memcpy DtoH]
100.0 0.0 0.0 0.0 Time(%) 92.8 7.2	148316211 2752 2624 ry Operation St Total Time 505902184 38989824 ry Operation St	atistics (nano Operations	24719368.5 1376.0 1312.0 eseconds) Average 84317030.7 2784987.4	33824 1376 1280 Minimum 12799 1152	106788675 1376 1344 Maximum 285956046 20959287	conv_forward_kernel do_not_remove_this_kernel prefn_marker_kernel Name [CUDA memcpy DtoH] [CUDA memcpy HtoD]



		From nsys we can see that CUDA kernel time increases compared with the M2 baseline, due to the data copy into shared memory. But from Nsight-Compute, we can see that GPU utilization is actually decreased.
	e.	What references did you use when implementing this technique? Previous Lab: Lab 3 Tiled Matrix Multiplication.
2.	Optimi	zation 2: Weight matrix (kernel values) in constant memory (0.5 point)
	a.	Which optimization did you choose to implement and why did you choose that optimization technique.
		I chose to implement Weight matric (kernel values) in constant memory, because constant memory access is faster than the global memory access, and the weight matrix are highly reused by each block, which is very suitable to use constant memory.
	b.	How does the optimization work? Did you think the optimization would increase performance of the forward convolution? Why? Does the optimization synergize with any of your previous optimizations?

Instead of copying the host_mask into the device global memory, we use cudaMemcpyToSymbol to copy host_mask into the constant memory Mask_c, and for each block, we take values from the constant memory directly.

I think this optimization will increase performance of the forward convolution, because accessing constant memory is faster than accessing global memory, and for the masks, we need to access them multiple times during computation, it should have better performance than Optimization 1 where we only use shared memory.

This optimization is based on Optimization 1.

c. List the Op Times, whole program execution time, and accuracy for batch size of 100, 1k, and 5k images using this optimization (including any previous optimizations also used).


Batch Size	Op Time 1	Op Time 2	Total Execution Time	Accuracy
100	0.767434ms	2.20522ms	0m1.560s	0.86
1000	7.60375ms	22.1306ms	0m10.772s	0.886
5000	37.9277ms	110.012ms	0m49.237s	0.871

It is not successful in improving performance, there is almost no significant change. Maybe it is because the time it needs to access global memory is similar to the time it needs to copy into shared memory and access shared memory.

Nsvs:

	Statistics (na	noseconds)				
Time(%)		Calls	Average		Maximum	Name
59.1	541493166		38678083 3	32377	291538778	cudaMemcpy
22.5	205960866 150728575	20	10298043.3 9420535.9	2523	202661899	cudaMalloc
16.4	150728575	16	9420535.9	850	111828365	cudaDeviceSynchronize
	14442543				14177684	cudal aunchKernel
0.3	2756121	20	137806.0	25122 2204 105495	586448	cudaFree
0.1	1003377	6	167229.5	105495	188800	cudaMemcpyToSymbol
	g CUDA Kernel					
	g CUDA Memory (el Statistics		istics			
Time(%)	Total Time	Instances	Average	Minimum	Maximum	Name
100.0	150688996	6	25114832.7	39104	111822563	conv forward kernel
0.0	2816	2	1408 0	1344 1280	1472	do_not_remove_this_kernel
			2100.0	2511		
0.0	2560	2	1280.0	1280	1280	prefn_marker_kernel
0.0	2560 ry Operation S [.]			1280	1280	prefn_marker_kernel
0.0	2560 ry Operation S	tatistics (nand				
0.0 CUDA Memo Time(%)	2560 ry Operation S Total Time	tatistics (nand	oseconds) Average	Minimum	Maximum	Name
0.0 CUDA Memo Time(%)	2560 ry Operation S Total Time	tatistics (nand	oseconds) Average	Minimum	Maximum	
0.0 CUDA Memo Time(%) 91.5 8.5	2560 ry Operation S Total Time	Operations 6 14	Average 82071401.7 3279650.6	Minimum	Maximum	Name
0.0 CUDA Memo Time(%) 91.5 8.5	ry Operation S Total Time 492428410 45915108 ry Operation S	Operations 6 14 tatistics (KiB)	Average 82071401.7 3279650.6	Minimum	Maximum 290771071 24014201	Name
0.0 CUDA Memo Time(%) 91.5 8.5 CUDA Memo	ry Operation S Total Time 492428410 45915108 ry Operation S	Operations 6 14 tatistics (KiB)	Average 82071401.7 3279650.6	Minimum 23167 1152 Minimum	Maximum 290771071 24014201	Name [CUDA memcpy DtoH] [CUDA memcpy HtoD]

Nsight-Compute:



From nsys, we can see that cudaMemcpy time + cudaMemcpyToSymbol time is almost the same as cudaMemcpy time in Optimization 1. And the kernel time is even higher. In Nsight-Compute, the GPU memory utilization is even lower than Optimization 1.

e. What references did you use when implementing this technique?

Previous Lab: Lab 4: Convolution. Lecture slides.

3. Optimization 3: Shared memory matrix multiplication and input matrix unrolling (3 points)

a. Which optimization did you choose to implement and why did you choose that optimization technique.

I chose to implement Shared memory matrix multiplication and input matrix unrolling, because originally every input tile is loaded M times (M is the number of output feature maps), which is not efficient in global memory bandwidth, so using unrolled matrix multiplication will allow duplicated input features to be shared among output feature maps, no need to load input feature tiles multiple times.

b. How does the optimization work? Did you think the optimization would increase performance of the forward convolution? Why? Does the optimization synergize with any of your previous optimizations?

For each image we unroll the input feature maps into a (C^*K^*K) -row and $(H_out^*W_out)$ -column matrix, and use the unrolled convolution masks to multiply it, so that we can get the output feature matrix with dimensions $(M^*(H_out^*W_out))$. Note that as we use the linearized index, the $(M^*(C^*K^*K))$ mask matrix can be seen as already unrolled; and for the output matrix, the situation is similar. I first implement the unroll using CPU host code, and then implement the unroll using an extra GPU kernel.

I think this optimization will increase the performance because doing shared memory matrix multiplication may be faster than the original ones. However, CPU unrolling may cost extra CPU host resources and longer CPU times, and using extra GPU kernel will definitely increase GPU Op-time to some extent.

This optimization is based on the baseline, and the GPU version is synergized with the CPU version.

 List the Op Times, whole program execution time, and accuracy for batch size of 100, 1k, and 5k images using this optimization (including any previous optimizations also used).

CPU unrolling:

			Total	
Batch Size	Op Time 1	Op Time 2	Execution	Accuracy
			Time	
100	0.426838ms	1.54382ms	0m2.093s	0.86
1000	3.69845ms	13.7846ms	0m14.621s	0.886
5000	18.2071ms	68.8156ms	1m9.107s	0.871

GPU unrolling:

			Total	
Batch Size	Op Time 1	Op Time 2	Execution	Accuracy
			Time	
100	1.34526ms	2.04341ms	0m1.546s	0.86
1000	8.49249ms	18.502ms	0m10.504s	0.886
5000	41.4166ms	92.209ms	0m50.173s	0.871

d. Was implementing this optimization successful in improving performance? Why or why not? Include profiling results from *nsys* and *Nsight-Compute* to justify your answer, directly comparing to your baseline (or the previous optimization this one is built off of).

Not successful in improving performance, I think it may because unrolling uses extra resources (whatever CPU or GPU resources), and there are many duplicated elements in the unrolled input feature map matrix.

From nsys below, for CPU unrolling, we can see that the conv_forward_kernel time is cut down a little bit compared with the baseline. But the cudaMemcpy and cudaMalloc times increase a lot.

For GPU unrolling, we can see that we have got an extra unroll_Kernel which takes more kernel time. But the cudaMemcpy time is significantly cut down compared with both the CPU version and the baseline. The cudaMalloc time is also shorter than the CPU version, but still longer than the baseline, since we are allocating more spaces for unrolling.

From Nsight-Compute, the conv_forward_kernel takes up more SM (this kernel is the same for both versions). And for the GPU version, the unroll_Kernel takes up more memory usage.

Nsys:

CPU unrolling:


iirig:							
	CUDA API Stat	istics					
CUDA API S	Statistics (nan	oseconds)					
	•	•					
Time(%)	Total Time	Calls	Average	Minimum	Maximum	Name	
64.2	1990963728	14	142211694.9	31129	835390496		
18.3	569026422	20	28451321.1	3357	169984656		
10.3	319107056	20	15955352.8	4657	123121052		
7.2	222577139	16		894			eviceSynchronize
0.0 0.0	971951 419339	10 6	97195.1 69889.8	25830			aunchKernel
0.0	419339	0	69889.8	47307	891//	Cudane	emcpyToSymbol
Generating	g CUDA Kernel S	tatistics					
	CUDA Mamanu O	manatian Stat	.i.ti				
	g CUDA Memory O el Statistics (istics				
Time(%)	Total Time	Instances	Average	Minimum	Maximum	Name	
100.0	99566211	6	16594368.5	9184	78940002	conv f	forward kernel
0.0	4736	2	2368.0	1408	3328	do not	t remove this kernel
0.0	2656	2	1328.0	1312	1344	prefn_	_marker_kernel
CUDA Memor	ry Operation St	atistics (nar	noseconds)				
Time(%)	Total Time	Operations	Average	Minimum	Maximum	Name	
74.6	1468311952	14	104879425.1	1184	835249452		memcpy HtoD]
25.4	500656922	6	83442820.3	12608	288574421	[CUDA	memcpy DtoH]
CUDA Memor	ry Operation St	atistics (KiE	3)				
	Total 0	perations	Average	Minimu	ım M	laximum	Name
100	63126.0	14	754509.0	0.00	4 613	5000.0	[CUDA mamany Utan]
	862672.0	14 6	143778.7	148.53			[CUDA memcpy HtoD] [CUDA memcpy DtoH]
l:							
lina:							

GPU unrolling


olling	<i>:</i>						
	ing CUDA API Stat [Statistics (nan						
Time(%)	Total Time	Calls	Average	Minimum	Maximum	Name	
46.3	578636940	14	41331210.0	29323	293253302	cudaMemcpv	
32.0	400544005	26	15405538.7	2979	295280684		
9.6	120135538	22	5460706.3	807	77590029		nchronize
8.7	109351246	16	6834452.9	5628	109010825	cudaLaunchKer	nel
3.3	40729548	26	1566521.1	3013	23744240	cudaFree	
0.1	1516394	6	252732.3	106530	709787	cudaMemcpyToS	Symbol
Generati	ing CUDA Kernel S ing CUDA Memory O rnel Statistics (peration Stat	istics				
Time(%)	Total Time	Instances	Average	Minimum	Maximum	Name	
81.9	98324688	6	16387448.0	7456	77580952	conv_forward_	kernel
18.1	21728945	6		6079	12207170		
0.0	2880	2	1440.0	1440		do_not_remove	
0.0	2496	2	1248.0	1248	1248	prefn_marker_	_kernel
CUDA Men	nory Operation St	atistics (nan	oseconds)				
Time(%)	Total Time	Operations	Average	Minimum	Maximum	Name	
91.9	523332208	6	87222034.7	23488	292438463	[CUDA memcpy	DtoH1
8.1	46347320	14	3310522.9	1152	24007847	[CUDA memcpy	HtoD]
CUDA Men	nory Operation St	atistics (KiB)				
	Total 0	perations	Average	Minin	num M	Name Name	
	862672.0	6	143778.7	148.5	35 50	00000.0 [CUDA	memcny DtoHl
	276206.0	14	19729.0	0.6		14453.0 [CUDA	
						_	

Nsight-Compute:

CPU unroll:



GPU unroll:



e. What references did you use when implementing this technique?

Textbook: Programming Massively Parallel Processors, 4th Edition, Chapter 16 Deep Learning.

Previous Lab: Lab 3 Tiled Matrix Multiplication.

4. Optimization 4: Kernel fusion for unrolling and matrix-multiplication (2 points)

a. Which optimization did you choose to implement and why did you choose that optimization technique.

I chose to implement Kernel fusion for unrolling and matrix-multiplication, because I think compared with launching two kernels for unrolling, launching only one kernel should be faster, since kernel launching really takes time.

b. How does the optimization work? Did you think the optimization would increase performance of the forward convolution? Why? Does the optimization synergize with any of your previous optimizations?

For kernel fusion, we deleted the unroll_Kernel used in Optimization 3 GPU version. And actually now we are not unrolling all elements at once. Instead, every time we want to load a sub-tile of input feature maps for matrix multiplication, we do a conceptual unrolling: using index mapping to fetch correct data from the original input feature maps and arrange them into the order of an unrolled matrix. Then we use this sub-tile of the conceptual unrolled matrix to do the matrix multiplication just as in Optimization 3.

I think this optimization will increase performance compared with Optimization 3 GPU version, because now we do not need to allocate new device memory for unrolled matrix, and now we have only one kernel rather than two, which should save some kernel launching time.

The optimization synergize with my Optimization 3 (GPU version).

 List the Op Times, whole program execution time, and accuracy for batch size of 100, 1k, and 5k images using this optimization (including any previous optimizations also used).


Batch Size	Op Time 1	Op Time 2	Total Execution Time	Accuracy
100	0.537133ms	0.73279ms	0m1.596s	0.86
1000	5.28054ms	7.30228ms	0m10.288s	0.886
5000	26.1775ms	36.4892ms	0m48.818s	0.871

Compared with Optimization 3 GPU version, it is successful to improve the performance, but if compared with the baseline, it is still not good enough. I think although we use only one kernel to reduce kernel launching time, and do not need to allocate extra memory space for unrolled matrix, we need to do more works in a kernel, such as computing indices, which takes up more GPU resources.


	g CUDA API Stat					
CUDA API S	Statistics (nan	oseconds)				
ime(%)	Total Time	Calls	Average	Minimum	Maximum	Name
38.8	559887497	14	39991964.1	27635	29/1971203	cudaMemcpy
34.0	491816305		24590815.3	2591		cudaMalloc
22.7	328400186	20	16420009.3	3486	75192151	
4.4	63330287		3958142.9	892		cudaDeviceSynchronize
0.1	871745	6	145290.8	58378		cudaMemcpyToSymbol
0.0	407392	10	40739.2	22539		cudaLaunchKernel
Generating	g CUDA Kernel S	tatistics				
	g CUDA Memory O el Statistics (peration Stati nanoseconds)	stics			
		nanoseconds)	Average	Minimum	Maximum	Name
UDA Kerne	el Statistics (nanoseconds) Instances	Average	Minimum 9632		Name
UDA Kerne ime(%)	Total Time	Instances			36512756 1440	conv_forward_kernel do_not_remove_this_kernel
ime(%) 100.0	Total Time 63287992	Instances	Average 	9632	36512756 1440	conv_forward_kernel
ime(%) 100.0 0.0 0.0	Total Time 63287992 2784	Instances 6 2 2	Average 10547998.7 1392.0 1296.0	9632 1344	36512756 1440	conv_forward_kernel do_not_remove_this_kernel
CUDA Kerne Time(%) 	Total Time 63287992 2784 2592 ry Operation St	Instances 6 2 2	Average 10547998.7 1392.0 1296.0	9632 1344	36512756 1440	conv_forward_kernel do_not_remove_this_kernel prefn_marker_kernel
UDA Kerne ime(%) 100.0 0.0 0.0 UDA Memor	Total Time 63287992 2784 2592 Total Time 63287999 2784 2592	Instances Instances 2 2 atistics (nance	Average 	9632 1344 1280 Minimum	36512756 1440 1312 Maximum	conv_forward_kernel do_not_remove_this_kernel prefn_marker_kernel
ime(%) 100.0 0.0 0.0	Total Time 63287992 2784 2592 Total Time 63287999 2784 2592	Instances	Average 10547998.7 1392.0 1296.0 oseconds) Average	9632 1344 1280 Minimum	36512756 1440 1312 Maximum 294232944	conv_forward_kernel do_not_remove_this_kernel prefn_marker_kernel
UDA Memor ime(%) 0.0 0.0 0.0 UDA Memor ime(%) 91.2 8.8	Total Time 63287992 2784 2592 ry Operation St Total Time 493235307	Instances 6 2 2 atistics (nance) Operations 14	Average 10547998.7 1392.0 1296.0 oseconds) Average 82205884.5 3412081.8	9632 1344 1280 Minimum	36512756 1440 1312 Maximum 294232944	conv_forward_kernel do_not_remove_this_kernel prefn_marker_kernel Name [CUDA memcpy DtoH]
UDA Kerne ime(%) 100.0 0.0 0.0 UDA Memor ime(%) 91.2 8.8	Total Time 63287992 2784 2592 Ty Operation St Total Time 493235307 47769145 Ty Operation St	Instances 6 2 2 atistics (nance) Operations 14	Average 10547998.7 1392.0 1296.0 oseconds) Average 82205884.5 3412081.8	9632 1344 1280 Minimum	36512756 1440 1312 Maximum 294232944 25789261	conv_forward_kernel do_not_remove_this_kernel prefn_marker_kernel Name [CUDA memcpy DtoH]
UDA Kerne ime(%)	Total Time 63287992 2784 2592 Ty Operation St Total Time 493235307 47769145 Ty Operation St	Instances Instances 2 2 atistics (nance) Operations 14 atistics (KiB)	Average 10547998.7 1392.0 1296.0 0seconds) Average 82205884.5 3412081.8	9632 1344 1280 Minimum 23200 1152	36512756 1440 1312 Maximum 294232944 25789261	conv_forward_kernel do_not_remove_this_kernel prefn_marker_kernel Name [CUDA memcpy DtoH] [CUDA memcpy HtoD]

Nsight-Compute:

Compared with the M2 Baseline:



Compared with the Optimization 3 GPU version:



From nsys, we can see that cudaMalloc time is decreased compared with Optimization 3 (GPU version). And the conv_forward_kernel time is much shorter than Optimization 3 (GPU version). Also we do not have unroll_Kernel, which saves more kernel time. But compared with the M2 baseline, although we can see a large cut down in cudaMemcpy time, the cudaMalloc is still larger, due to the allocation of shared memory. By the way, the conv_forward_kernel time is cut down to the half.

From Nsight-Compute, we have more SM utilization and less memory utilization than the baseline, but we have much less memory utilization compared with the two kernels of the Optimization 3 (GPU version).

e. What references did you use when implementing this technique?

Textbook: Programming Massively Parallel Processors, 4th Edition, Chapter 16 Deep Learning.

Previous Lab: Lab 3 Tiled Matrix Multiplication.

Lecture Slides: Lecture 12 Computation in Deep Neural Networks

5. Optimization 5: Fixed point (FP16) arithmetic

a. Which optimization did you choose to implement and why did you choose that optimization technique.

I chose to implement Fixed point (FP16) arithmetic, because FP16 takes only 16 bits (2 bytes) instead of the FP32 float (32 bits, 4 bytes), so transferring FP16 and Memcpy will take less time.

b. How does the optimization work? Did you think the optimization would increase performance of the forward convolution? Why? Does the optimization synergize with any of your previous optimizations?

We need first include <mma.h> and use namespace nvcuda, then I use an extra kernel to convert FP32 to FP16 by using "__float2half()" function. And then we use "half" type variables to do arithmetic inside the conv_forward_kernel. After that we launch another kernel to convert FP16 back to FP32 using "__half2float()" function, and get the output.

I think this optimization will increase performance, since we cut the amount of Memcpy to the half.

I developed two versions, one version synergizes with Optimization 4, and another version synergizes with Optimization 4 (GPU version).

 List the Op Times, whole program execution time, and accuracy for batch size of 100, 1k, and 5k images using this optimization (including any previous optimizations also used).

Based on Optimization 4 (Kernel Fusion):

				Total	
Batch Siz	e	Op Time 1	Op Time 2	Execution	Accuracy
				Time	
100		0.857424ms	0.947429ms	0m1.686s	0.86
1000		6.20048ms	7.20274ms	0m10.866s	0.887
5000		29.0414ms	34.3087ms	0m49.551s	0.8712

Based on Optimization 3 (GPU Version: 2-Kernel GPU Unrolling):

			Total			
Batch Size	Op Time 1	Op Time 2	Execution	Accuracy		
			Time			
100	1.02267ms	1.27717ms	0m1.580s	0.86		
1000	6.35008ms	9.1874ms	0m10.781s	0.887		
5000	30.8617ms	44.9375ms	1m4.854s	0.8712		

For the version based on Optimization 4, there is no significant change in performance, I think that is because we launched two more kernels, which takes up the time we saved in data transfer.

For the version based on Optimization 3 (GPU version), there is an improvement in performance compared with Optimization 3 (GPU version). I think that is because Memcpy takes more proportion of total time, and using FP16 will cut down this time significantly, even more than the time increase due to the two kernel launches.

Nsys: The version based on Optimization 4 (Kernel Fusion):


Generatin	g CUDA API Stat	istics	Optimization	1 4 (Kernel Fu	sion):	
	Statistics (nan	,				
Time(%)	Total Time	Calls	Average	Minimum	Maximum	Name
66.3	540910081	20	27045504.1	35215	284711877	cudaMemcpy
23.1	188765375	38	4967509.9	1958		cudaMalloc
7.7	62513592	28	2232628.3	777	32351672	cudaDeviceSynchronize
2.5	20022346	28	715083.8	4542	19645238	cudaLaunchKernel
0.5	4024324	38		2072		cudaFree
0.0	76432	6	12738.7	11913	14060	cudaMemcpyToSymbol
Generatin	g CUDA Kernel S	tatistics				
	g CUDA Memory C el Statistics (
Time(%)	Total Time	Instances	Average	Minimum	Maximum	Name
95.1	59418669	6	9903111.5	9408	32345808	conv_forward_kernel
3.7	2320557	6	386759.5	1568		convertFP16toFP32
1.2	721050	12	60087.5	1248	371037	convertFP32toFP16
0.0	2880	2	1440.0	1344		do_not_remove_this_kernel
0.0	2496	2	1248.0	1216	1280	prefn_marker_kernel
CUDA Memo	ry Operation St	atistics (na	noseconds)			
Time(%)	Total Time	Operations	Average	Minimum	Maximum	Name
91.3	483848833	6	80641472.2	23519	284010193	[CUDA memcpy DtoH]
8.7	45890176	14	3277869.7	1120		[CUDA memcpy HtoD]
0.0	9600	6	1600.0	1184	2208	[CUDA memcpy DtoD]
CUDA Memo	ry Operation St	atistics (Ki	В)			
	Total 0	perations	Average	Minimu	m M	Maximum Name
	862672.0	6	143778.7	148.53	5 50	0000.0 [CUDA memcpy DtoH]
	276206.0	14	19729.0	0.00		14453.0 [CUDA memcpy HtoD]
	7.0	6	1.2	0.15		6.0 [CUDA memcpy DtoD]


The version based on Optimization 3 (GPU Version, 2-Kernel GPU Unrolling):

Time(%)	Total Time	Calls	Average	Minimum	Maximum	Name
65.0	536942309	20	26847115.4	30054	285669425	cudaMemcpy
23.8	196845716		4473766.3	2148		cudaMalloc
7.7	63959016		1881147.5	1196		cudaDeviceSynchronize
2.1	17186381	34	505481.8	3774		cudaLaunchKernel
1.3	10736203		244004.6	2393		cudaFree
0.0	66823	6	11137.2	8963		cudaMemcpyToSymbol
- Generating	; CUDA Kernel S	peration Stati	stics			
LUDA KETNE Time(%)	l Statistics (Total Time	Instances	Average	Minimum	Maximum	Name
75.5	48220852	6	8036808.7	5952	32387435	conv_forward_kernel
19.7	12610624	6	2101770.7	7295	7128074	unroll_Kernel
3.6	2316847	6	386141.2	1632	1240210	convertFP16toFP32
			300141.2	1032	1340310	COUVELILIBIOLOPPSZ
1.1	722363	12	60196.9	1472		convertFP32toFP16
						convertFP32toFP16
1.1	722363	12	60196.9	1472	370397	convertFP32toFP16 do_not_remove_this_kernel
1.1 0.0 0.0	722363 2880 2624 Ty Operation St	12 2 2	60196.9 1440.0 1312.0	1472 1440	370397 1440	convertFP32toFP16 do_not_remove_this_kernel
1.1 0.0 0.0 CUDA Memor	722363 2880 2624 Total Time	12 2 2 catistics (nand	60196.9 1440.0 1312.0 oseconds)	1472 1440 1280 Minimum	370397 1440 1344 Maximum	convertFP32toFP16 do_not_remove_this_kernel prefn_marker_kernel Name
1.1 0.0 0.0 CUDA Memor Time(%)	722363 2880 2624 Total Time 490556518	12 2 2 catistics (nano Operations	60196.9 1440.0 1312.0 oseconds) Average	1472 1440 1280 Minimum 13023	370397 1440 1344 Maximum 	convertFP32toFP16 do_not_remove_this_kernel prefn_marker_kernel Name [CUDA memcpy DtoH]
1.1 0.0 0.0 CUDA Memor Time(%) 92.5 7.5	722363 2880 2624 Ty Operation St Total Time 490556518 39812658	12 2 2 catistics (nand Operations	60196.9 1440.0 1312.0 eseconds) Average 81759419.7 2843761.3	1472 1440 1280 Minimum 13023 1152	370397 1440 1344 Maximum 	convertFP32toFP16 do_not_remove_this_kernel prefn_marker_kernel Name
1.1 0.0 0.0 UDA Memor ime(%) 92.5	722363 2880 2624 Total Time 490556518	12 2 2 catistics (nano Operations	60196.9 1440.0 1312.0 oseconds) Average	1472 1440 1280 Minimum 13023	370397 1440 1344 Maximum 	convertFP32toFP16 do_not_remove_this_kernel prefn_marker_kernel Name
1.1 0.0 0.0 CUDA Memor Time(%) 	722363 2880 2624 Ty Operation St Total Time 490556518 39812658	12 2 2 catistics (nand Operations	60196.9 1440.0 1312.0 eseconds) Average 	1472 1440 1280 Minimum 13023 1152	370397 1440 1344 Maximum 	convertFP32toFP16 do_not_remove_this_kernel prefn_marker_kernel Name
1.1 0.0 0.0 CUDA Memor Time(%) 	722363 2880 2624 ry Operation St Total Time 490556518 39812658 10368	12 2 2 catistics (nand Operations	60196.9 1440.0 1312.0 eseconds) Average 	1472 1440 1280 Minimum 13023 1152	370397 1440 1344 Maximum 	convertFP32toFP16 do_not_remove_this_kernel prefn_marker_kernel Name
1.1 0.0 0.0 CUDA Memor Fime(%) 92.5 7.5 0.0	722363 2880 2624 ry Operation St Total Time 490556518 39812658 10368	12 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	60196.9 1440.0 1312.0 eseconds) Average 81759419.7 2843761.3 1728.0	1472 1440 1280 Minimum 13023 1152 1312 Minimum	370397 1440 1344 Maximum 	convertFP32toFP16 do_not_remove_this_kernel prefn_marker_kernel Name [CUDA memcpy DtoH] [CUDA memcpy DtoD] [CUDA memcpy DtoD]
1.1 0.0 0.0 CUDA Memor Fime(%) 92.5 7.5 0.0	722363 2880 2624 Ty Operation St Total Time 490556518 39812658 10368 Ty Operation St	12 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	60196.9 1440.0 1312.0 oseconds) Average 81759419.7 2843761.3 1728.0	1472 1440 1280 Minimum 	370397 1440 1344 Maximum 	convertFP32toFP16 do_not_remove_this_kernel prefn_marker_kernel Name [CUDA memcpy DtoH] [CUDA memcpy HtoD] [CUDA memcpy DtoD]

Nsight-Compute:

The version based on Optimization 4 (Kernel Fusion):





From nsys, for the version based on Optimization 4, we can see a large cut down in cudaMalloc time, and although the kernel time for conv_forward_kernel decreases, the extra convert kernels take extra time, so that the sum of kernel times for kernel "conv_forward_kernel," kernels "convertFP32toFP16" and "convertFP16toFP32" are approximately the same as the previous conv_forward_kernel time for Optimization 4.

In Nsight-Compute, we can see increase in both SM and Memory utilization, which can explain why we have no improvement in Op-time.

From nsys, for the version based on Optimization 3 (GPU version), we can see that cudaMalloc time are halved, and the kernel time for both "conv_forward_kernel" and "unroll_Kernel" are halved. With the two extra kernels for converting between FP16 and FP32, the total kernel time is still much shorter than the original one. This explains the improvement in Op-time.

In Nsight-Compute, the SM utilization is decreased, but the Memory utilization is increased for conv_forward_kernel.

e. What references did you use when implementing this technique?

CUDA C++ Programming Guide: https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#warp-matrix-functions

Github — NVIDIA Developer Blog Tensor Core Code Samples: Simple Tensor Core GEMM: https://github.com/NVIDIA-developer-blog/code-samples/blob/master/posts/tensor-cores/simpleTensorCoreGEMM.cu
Programming Tensor Cores in CUDA 9:

https://developer.nvidia.com/blog/programming-tensor-cores-cuda-9/

6. Optimization 6: Tuning with restrict and loop unrolling (3 points)

a. Which optimization did you choose to implement and why did you choose that optimization technique.

I chose to do Tuning with restrict and loop unrolling, because our baseline situation is very suitable for including restricted pointers and do loop unrolling for the inner loops related with K.

b. How does the optimization work? Did you think the optimization would increase performance of the forward convolution? Why? Does the optimization synergize with any of your previous optimizations?

We need to first change all the data related pointers into restricted pointers by adding "__restrict__" keyword before their names upon their definition, and then we can unroll the double "for" loop of p and q (K*K elements needed to be multiplied with the mask) for small K values. Here I have done a manual loop unrolling, we can also do the unrolling using "#pragma unroll <times to unroll>."

I think this optimization would increase performance, because of the following reasons:

By tuning with restrict, will solve the aliasing problem in C-type languages, announcing that these pointers cannot be the alias of any other pointers, so that the compiler will not spend time to infer whether there is an aliasing issue. By unrolling loops, we can reduce the branch divergence caused by the "if" condition implied in the "for" loop. So that the number of compiled instructions will also be reduced, thus we can improve the performance.

This optimization is directly synergized with the M2 baseline. But in order to reach better performance, I changed TILE_WIDTH from 16 to 8.


 List the Op Times, whole program execution time, and accuracy for batch size of 100, 1k, and 5k images using this optimization (including any previous optimizations also used).

Batch Size	Op Time 1	Op Time 2	Total Execution	Accuracy	
			Time		
100	0.215484ms	0.570131ms	0m1.597s	0.86	
1000	2.02813ms	5.58366ms	0m10.747s	0.886	
5000	10.0617ms	27.8089ms	0m50.969s	0.871	


d. Was implementing this optimization successful in improving performance? Why or why not? Include profiling results from *nsys* and *Nsight-Compute* to justify your answer, directly comparing to your baseline (or the previous optimization this one is built off of).

Implementing this optimization is successful in improving performance. Because by tuning restrict and loop unrolling, the device kernel execution time should be cut down, since both compilation time and compiled instruction numbers are reduced.

Nsys:



Nsight-Compute:



From nsys, we can see that both cudaMemcpy and cudaMalloc time are halved. And for the kernel time, the kernel time consumption of "conv_forward_kernel" is reduced to the 40% of its original time, which indicates that our optimization truly improves the performance.

From Nsight-Compute, we can see that SM utilization is decreased for conv_forward_kernel, which means either we need less SM resources to complete the tasks, or we have less tasks to complete. Thus, we have the shorter Op-time. The increase of Memory utilization is probably because we need more space to store the instructions from the unrolled loops.

e. What references did you use when implementing this technique?

CUDA C++ Programming Guide: https://docs.nvidia.com/cuda/cuda-c-programming-quide/index.html#restrict

Lecture Slides: Lecture 22 Accelerating Matrix.