

1. Finish your homework independently
2. Convert this docx to pdf: "stuID_name_csapp4.pdf"
Example: "2017010000_zhangsan_csapp4.pdf"
3. Submit this pdf: learn.tsinghua.edu.cn

6.12

In general, if the high-order s bits of an address are used as the set index, contiguous chunks of memory blocks are mapped to the same cache set.

A. How many blocks are in each of these contiguous array chunks?

2^t 个块会被映射到同一组 (t 为标记位数)。

B. Consider the following code that runs on a system with a cache of the form

$(S, E, B, m) = (512, 1, 32, 32)$:

```
int array[4096];
```

```
for (i = 0; i < 4096; i++)
```

```
sum += array[i];
```

What is the maximum number of array blocks that are stored in the cache at any point in time?

标记位数 $t = 32 - \log_2 512 - \log_2 32 = 18$ ，根据 A 中结论 2^{18} 个块会被映射到同一组。

数组的数据量是: $\frac{4096 \times 32 / 8}{32} = 512$ 块，因此，全部会被映射至同一组，而每组只有一行，因

此任何时刻的缓存中至多只有 1 个块。

6.24 ♦

Estimate the average time (in ms) to access a sector on the following disk:

Parameter	Value
Rotational rate	12,000 RPM
$T_{\text{avg seek}}$	3 ms
Average# sectors/track	500

$$T_{\text{avg rotation}} = \left(\frac{1}{2}\right) * \left(\frac{60}{12000}\right) * 1000 = 2.5ms$$

$$T_{\text{avg transfer}} = \left(\frac{60}{12000}\right) * \left(\frac{1}{500}\right) * 1000 = 0.01ms$$

$$T_{\text{access}} = T_{\text{avg seek}} + T_{\text{avg rotation}} + T_{\text{avg transfer}} = 5.51ms$$

6.35 ♦♦

Consider the following matrix transpose routine:

```

1  typedef int array[4][4];
2
3  void transpose2(array dst, array src)
4  {
5      int i, j;
6
7      for (i = 0; i < 4; i++) {
8          for (j = 0; j < 4; j++) {
9              dst[i][j] = src[j][i];
10         }
11     }
12 }
```

Assume this code runs on a machine with the following properties:

- . sizeof(int) == 4.
 - . The src array starts at address 0 and the dst array starts at address 64 (decimal).
 - . There is a single L1 data cache that is direct-mapped, write-through, writeallocate, with a block size of 16 bytes.
 - . The cache has a total size of 32 data bytes and the cache is initially empty.
 - . Accesses to the src and dst arrays are the only sources of read and write misses, respectively.
- A. For each row and col, indicate whether the access to src[row][col] and dst[row][col] is a hit (h) or a miss (m). For example, reading src[0][0] is a miss and writing dst[0][0] is also a miss.

	src array			
	Col 0	Col 1	Col 2	Col 3
Row 0	m	m	m	m
Row 1	m	m	m	m
Row 2	m	m	m	m
Row 3	m	m	m	m

	dst array			
	Col 0	Col 1	Col 2	Col 3
Row 0	m	h	m	h
Row 1	m	m	h	m
Row 2	m	h	m	h
Row 3	m	m	h	m

6.36 ♦♦

Repeat Problem 6.35 for a cache with a total size of 128 data bytes.

	src array			
	Col 0	Col 1	Col 2	Col 3
Row 0	m	h	h	h
Row 1	m	h	h	h
Row 2	m	h	h	h
Row 3	m	h	h	h

	dst array			
	Col 0	Col 1	Col 2	Col 3
Row 0	m	h	h	h
Row 1	m	h	h	h
Row 2	m	h	h	h
Row 3	m	h	h	h