




ASM2824 /ASM2812 Schematics

Revision 0.3

TITLE	SHEET
COVER SHEET	1
BLOCK DIAGRAM	2
POWER_BLOCK DIAGRAM	3
SYSTEM POWER	4
ASM2824/ASM2812	5
PCIE_GFx16	6
PCIE_SLOT_x16*2_lanex4	7
PCIE_SLOT_x4*2_lanex2	8
PCIE_SLOT_x1*4_Lanex1	9
HOTPLUG/SPI/UART/SMBUS/DEBUG	10
POWER/GND	11









250W ATX
3.3V--->20A
5V---->25A
12V--->18A

ATX_POWER




Close to ATX PWR con.




VDD105


Change to APW8713AQBI



4Pin_POWER_Con.



+3.3VAUX



$$V_{out} = 1.25(1 + R2/R1)$$


$$3.3 = 1.25(1 + 165/100)$$

$$2.5 = 1.25(1 + 100/100)$$

RS2

VCC25


2A








$$V_{out} = 0.8(1 + R1/R2)$$

$$2.5 = 0.8(1 + 200K/93.1K)$$


VDD105 Power Sequence




asmedia
ASMEDIA TECHNOLOGY INC





PCIE DOWNSTREAM





PCIE UPSTREAM




PCIE CLOCK












PCIE CLOCK BUFFER



PCIE DOWNSTREAM




PCIE CLOCK




asmedia
ASMEDIA TECHNOLOGY INC

Title: PCIE_SLOT_x16#2
Size: Document Number: Ref: Rev: 0.3
Date: Friday, July 03, 2020 Printed: 7 d 11
C


PCIE_X4 Slot




PCIE_X4 Slot




PCIE DOWNSTREAM




PCIE CLOCK




PCIE_X1 Slot




PCIE_X1 Slot



PCIE_X1 Slot




PCIE_X1 Slot






H/W Strapping



ASM2824 First 8 lane group PCIe lane configuration:




Strapping bits GPIO5,DEBUG27,SPI_SDIO	LANE0	LANE1	LANE2	LANE3	LANE4	LANE5	LANE6	LANE7
PECLK Mapping	LANE0	LANE1	LANE2	LANE3	LANE4	LANE5	LANE6	LANE7
0 0 0	x2		x1		x2		x1	
0 0 1	x2		x1		x1		x4	
0 1 0		x4			x2	x1	x1	
0 1 1		x4			x4			
1 0 0			x8					



ASM2824 Second 8 lane group PCIe lane configuration:


Strapping bits DEBUG31,DEBUG30,DEBUG29	LANE8	LANE9	LANE10	LANE11	LANE12	LANE13	LANE14	LANE15
PECLK Mapping	LANE6	LANE7	LANE8	LANE9	LANE10	LANE11		
0 0 0	x2		x1		x2		x1	
0 0 1	x2		x1		x1		x4	
0 1 0		x4			x2	x1	x1	
0 1 1		x4			x4			
1 0 0			x8					

Lane configuration Mapping Refer to datasheet.



Clock mode select: SPI_SCK, UART_TX

Strapping bit	Upstream Clock
SPI_SCK	0: 100MHz diff 1: OSC
Strapping bit	Downstream Clock
UART_TX	0: 100MHz diff 1: OSC



HOTPLUG Header

DEBUG5	R355 1	2 0Ohm	P1ATNLEDN	1	2	J42	2	0Ohm
DEBUG6	R356 1	2 0Ohm	P0MRLN	5	6			
DEBUG5	R358 1	2 0Ohm	P0PWRENABLE	6	8			
DEBUG6	R360 1	2 0Ohm	P0PRSNTN	11	12			
DEBUG6	R361 1	2 0Ohm	P0PWRFAULTN	13	14			
DEBUG7	R362 1	2 0Ohm	P0PWRGOOD	15	16			

DEBUG17	R376 1	2 0Ohm	P2ATNLEDN	1	2	J43	2	0Ohm
DEBUG16	R379 1	2 0Ohm	P2ATNBUTTON	2	3			
DEBUG12	R380 1	2 0Ohm	P2PWRENABLE	7	8			
DEBUG14	R384 1	2 0Ohm	P2RESETN	9	10			
DEBUG13	R387 1	2 0Ohm	P2PRSNTN	11	12			
DEBUG11	R389 1	2 0Ohm	P2PWRFAULTN	13	14			
DEBUG10	R392 1	2 0Ohm	P2PWRGOOD	15	16			

DEBUG17	R376 1	2 0Ohm	P2ATNLEDN	1	2	J43	2	0Ohm
DEBUG16	R379 1	2 0Ohm	P2ATNBUTTON	2	3			
DEBUG12	R380 1	2 0Ohm	P2PWRENABLE	7	8			
DEBUG14	R384 1	2 0Ohm	P2RESETN	9	10			
DEBUG13	R387 1	2 0Ohm	P2PRSNTN	11	12			
DEBUG11	R389 1	2 0Ohm	P2PWRFAULTN	13	14			
DEBUG10	R392 1	2 0Ohm	P2PWRGOOD	15	16			

DEBUG26	R401 1	2 0Ohm	P3ATNLEDN	1	2	J47	2	0Ohm
DEBUG25	R405 1	2 0Ohm	P3ATNBUTTON	5	6			
DEBUG21	R407 1	2 0Ohm	P3PWRENABLE	7	8			
DEBUG23	R409 1	2 0Ohm	P3RESETN	9	10			
DEBUG20	R415 1	2 0Ohm	P3PWRFAULTN	13	14			
DEBUG17	R417 1	2 0Ohm	P3PWRGOOD	15	16			

DEBUG26	R401 1	2 0Ohm	P3ATNLEDN	1	2	J47	2	0Ohm
DEBUG25	R405 1	2 0Ohm	P3ATNBUTTON	5	6			
DEBUG21	R407 1	2 0Ohm	P3PWRENABLE	7	8			
DEBUG23	R409 1	2 0Ohm	P3RESETN	9	10			
DEBUG20	R415 1	2 0Ohm	P3PWRFAULTN	13	14			
DEBUG17	R417 1	2 0Ohm	P3PWRGOOD	15	16			



Refer to datasheet.

