**CIS 350 – INFRASTRUCTURE TECHNOLOGIES**

**SMALL GROUP ACTIVITY #4**

Names of group

members: Brooklynn Taylor, Dylan Lasley, Jonathan McCarrick, Zoe Druen

Topic: The operation of the CPU and memory, Machine cycle, Instructions

Logistics

1. Get in touch with your group of 4 or 5 students. (See Groups folder on Blackboard.)
2. Discuss and complete the assignment together via E-mail, Discussion Forum, Blackboard Collaborate Ultra, and/or MS Teams.
3. Choose a recorder to prepare the final copy (one per group) and submit it via the Blackboard Assignments/Small Group Activities folder to the instructor.
4. Be sure all group members' names are on final copy. Do not add names of your group classmates who did not participate in the assignment.

**Assignment One**

Suppose that the following instruction is found at the given address/location in memory:

Address Instruction

05 LDA 20

06 ….

…. Data

20 15

The instruction LDA 20 residing at address 05 loads the contents of memory location 20, which is 15, into the Accumulator (A).

(a) Complete the diagram below showing the flow and contents of the CPU (PC, IR, A), MAR, Memory, and MDR, after each of the 5 steps of the fetch-execute cycle is executed. Number the steps 1-5. For help see page 5 in the lecture notes for Chapter 7.

CPU MAR Main Memory (RAM)

05

20

PC

LDA 20

15

06 05

A

IR

15

LDA 20

LDA 20

15

MDR

(b) Fill in the table below with the contents of the PC, MAR, MDR, IR, and A as each of the 5 steps of the fetch-execute cycle is performed for that instruction. If the content of the register is unknown, write a question mark "?".

PC MAR MDR IR A

(1) PC → MAR \_05\_ \_\_05\_ LDA 20 \_?\_\_\_ \_?\_\_

(2) MDR → IR \_05\_ \_\_05\_\_ LDA 20 LDA 20 \_? \_\_

(3) IR [address] → MAR \_05\_ \_\_20\_\_ \_15\_\_\_ LDA 20 \_? \_\_

(4) MDR → A \_05\_ \_\_20\_\_ \_15\_\_\_ LDA 20 \_15\_

(5) PC+1 → PC \_06\_ \_\_20\_\_ \_15\_\_\_ LDA 20 \_15\_\_

**Assignment Two**

\_BRZ\_\_1. The following sequence of steps in the instruction cycle

PC → MAR

MDR → IR

If A=0 Then IR [address] → PC Else PC+1 → PC What instruction does it represent? BRZ

The possibilities are: LDA, STO, SUB, ADD, IN, OUT, HLT, BR, BRP, and BRZ.

\_BRP\_\_\_2. The following sequence of steps in the instruction cycle

PC → MAR

MDR → IR

If A≥0 Then IR [address] → PC Else PC+1 → PC What instruction does it represent? BRP

\_IN\_\_\_ 3. The following sequence of steps in the instruction cycle

PC → MAR

MDR → IR

In-basket → A

PC + 1 → PC What instruction does it represent? IN

\_ADD\_\_\_4. The following sequence of steps in the instruction cycle

PC → MAR

MDR → IR

IR [address] → MAR

A + MDR → A

PC+1 → PC What instruction does it represent? ADD

\_BR\_\_ 5. The following sequence of steps in the instruction cycle

PC → MAR

MDR → IR

IR [address] → PC What instruction does it represent? BR

\_SUB\_\_ 6. The following sequence of steps in the instruction cycle

PC → MAR

MDR → IR

IR [address] → MAR

A - MDR → A

PC+1 → PC What instruction does it represent? SUB

\_LDA\_\_ 7. The following sequence of steps in the instruction cycle:

PC → MAR

MDR → IR

IR [address] → MAR

MDR → A

PC+1 → PC What instruction does it represent? LDA

\_HLT\_\_\_ 8. The following sequence of steps in the instruction cycle

PC → MAR

MDR → IR

PC → 0 or PC → PC (remains the same) What instruction does it represent? HLT

\_OUT\_\_\_ 9. The following sequence of steps in the instruction cycle

PC → MAR

MDR → IR

A → Out-basket

PC + 1 → PC What instruction does it represent? OUT

\_STO\_\_\_ 10. The following sequence of steps in the instruction cycle:

PC → MAR

MDR → IR

IR [address] → MAR

A → MDR

PC+1 → PC What instruction does it represent? STO