

| Entries   | RISCVSeiDAGToDAG  | DAGCombiner  | SelectionDAGBuilder  |
|---|---|--|--|
| runOnMachineFunction Ilvm/lib/CodeGen/SelectionDAG/SelectionDAGiSei.cpp SelectAllBasicBlocks(Fn);   |   |  |  |
| SelectAllBasicBlocks    Ivm/ lib/CodeGen/SelectionDAG/SelectionDAGiSei.cpp    LowerArguments(Fn);   |   |  | LowerArguments   Ilvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp   SDValue NewRoot = TLI->LowerFormalArguments(   DAG.getRoot(), F.getCallingConv(), F.isVarArg(),   Ins., dl, DAG, InVals);   LowerFormalArguments   Ilvm/lib/Target/RISCV/RISCVSeiLowering.cpp |
| SelectBasicBlock   vm/lib/CodeGen/SelectionDAG/SelectionDAGiSei.cpp   for (BasicBlock::const_iterator I = Begin; I != End && ISDB->HasTailCall; ++I) {                                    |   |  | RVFI->setVarArgsFrameIndex(FI); visit  |
| CodeGenAndEmitDAG();  CodeGenAndEmitDAG  Ilvm/lib/CodeGen/SelectionDAG/SelectionDAGiSei.cpp   |   |  | Ilvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp   visit(I.getOpcode(), I);   visit   |
| CurDAG->Combine(BeforeLegalizeTypes, AA, OptLevel); Changed = CurDAG->LegalizeTypes(); CurDAG->Combine(AfterLegalizeTypes, AA, OptLevel); Changed = CurDAG->LegalizeTypes, AA, OptLevel); |   | Combine Ilvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp  DAGCombiner(*this, AA, OptLevel).Run(Level);  | Ilvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp   switch (Opcode) {   case Instruction::OPCODE: visit##OPCODE((const CLASS&)I); break;   |
| CurDAG->LegalizeTypes(); CurDAG->Combine(AfterLegalizeVectorOps, AA, OptLevel); CurDAG->Legalize(); CurDAG->Combine(AfterLegalizeDAG, AA, OptLevel); DoinstructionSelection();            | DoinstructionSelection  | Run   Ilvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp   while (SDNode *N = getNextWorklistEntry()) {   SDValue RV = combine(N);   SDValue RV = combine(N); | visitSDiv Ilvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp setValue(&I, DAG.getNode(ISD::SDIV, getCurSDLoc(), Op1.getValueType(), Op1,Op2, Flags));   |
| Scheduler->Run(CurDAG, FuncInfo->MBB);  | Ilvm/lib/CodeGen/SelectionDAG/SelectionDAGiSEl.cpp  | combine Ilvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp if (IDisableGenericCombines)   | visitRet   Ilvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp   CallingConv::ID CallConv =  |
|   | Select  vm/lib/Target/RISCV/RISCISeiDAGToDAG.cpp  switch (Opcode) {     case ISD::Constant: { | RV = visit(N);  if (IRV.getNoe()) {    if (N->getOpcode() >= ISD::BUILTIN_OP_END        TLI.hasTargetDAGCombine((ISD::NodeType)N->getOpcode())) {        | DAG.getMachineFunction().getFunction().getCallingConv(); Chain = DAG.getTargetLoweringInfo().LowerRetum( Chain, CallConv, isVarArg, Outs, OutVals, getCurSDLoc(), DAG);  |
|   | case ISD::Constant: {  SelectCode(Node); generated by tablegen                                | TargetLowering::DAGCombinerInfo DagCombineInfo(DAG, Level, false, this); RV = TLI.PerformDAGCombine(N, DagCombineInfo);                                  | LowerReturn  |
|   |   | PerformDAGCombine Ilvm/lib/Target/RISCV/RISCVSeiLowering.cpp  case ISD::SELECT:     return performSELECTCombine(N, DAG, DCI, Subtarget);                 | return DAG.getNode(RetOpc, DL, MVT::Other, RetOps);  |