
# Topic 10 Finite State Machine


#### **Recall Synchronous Binary Counter**


- A circuit that changes its value (state) at every clock edge
- The counting sequence describes the behavior of the circuit



#### **Describing Behavior of Sequential Circuit**


- Finite-State Machine (FSM)
  - A way to describe desired
     behavior of a sequential circuit
  - Consists of a set of states, transitions between states, and maybe inputs and outputs
    - present state: currently happening
    - next state: next to happen
  - Example: Toggle output x every clock cycle
    - Two states: "Off" and "On"
    - Corresponding outputs: x=0 or 1
    - No input
    - Transition from Off to On, or On to Off, on rising clock edge
    - Arrow with no starting state points to initial state






#### **Example: Output Special Pattern**


- Want a circuit to output
  - 0, 1, 1, 1, 0, 1, 1, 1, ...
    - One bit at a time
    - Each bit for one clock cycle
- Can be described as FSM
  - Four states
    - Each state corresponds to an output, 0, 1, 1, 1
    - Then repeat
  - Transition on rising clock edge to next state






#### **Example: FSM with Input**

- b is a push button, output x to stay on for exactly 3 clock cycles no matter how long b is pushed
- Wait in "Off" state while b is 0 (b')
- When b is 1 (and rising clock edge), transition to On1
  - Sets x=1
  - On next two clock edges, transition to On2, then On3, which also set x=1
- So x=1 for three cycles after button pressed
- Potential issue: if button b stays on, what will happen?



#### State Diagram Simplification: Clock Implicit


- Synchronous FSMs FSM behaviors synchronized to active edge of clock
  - Asynchronous FSMs -- less common
- Make implicit all state transitions are triggered by rising edge of clock
- Make implicit Unlabeled path means transition is triggered only by clock, inputs don't matter



#### **FSM Definition**

- FSM consists of
  - Set of states
    - Ex: {Off, On1, On2, On3}
  - Set of inputs, set of outputs
    - Ex: Inputs: {b}, Outputs: {x}
  - Initial state
    - Ex: "Off"
  - Set of transitions
    - Describes next states
    - Ex: Has 5 transitions
  - Set of actions (outputs)
    - Sets outputs while in states
    - Ex: x=0, x=1, x=1, and x=1

Inputs: b; Outputs: x




FSM can be represented graphically, known as **state diagram** 

	]	Inputs	3	Outputs			
	s 1	s0	b	Х	n1	n0	
Off	0 0	0	0 1	0 0	0 0	0 1	
On1	0 0	1 1	0 1	1 1	1 1	0	
On2	1 1	0	0 1	1 1	1 1	1 1	
On3	1 1	1 1	0 1	1 1	0 0	0	

FSM can also be represented in tabular form, known as *state table* 

#### **State Diagram and State Table**




Out

#### **Example: Secure Car Key**


- All new car keys contain a tiny computer chip
  - When car starts, car's computer (under engine hood) requests identifier from key
  - Key transmits identifier
    - If not, computer shuts off car
- FSM
  - Wait until computer requestsID (a=1)
  - Transmit ID (in this case, 1101)






#### FSM Example: Secure Car Key (cont.)


 Timing diagrams show states and output values for different input waveforms





#### **Example: Digital Lock**


- Unlock door (u=1) only when buttons pressed in sequence:
  - start, then red, blue, green, red
- Input signals: s, r, g, b
- Input signal a indicates that some color button pressed, lasts for only one clock cycle with each button press
- FSM
  - Wait for start (s=1) in "Wait"
  - Once started, go to "Start", then u=0
    - If see red, go to "Red1"
    - Then, if see blue, go to "Blue"
    - Then, if see green, go to "Green"
    - Then, if see red, go to "Red2", and u=1
    - Wrong button at any step, return to "Wait", without opening door



Q: Can you trick this FSM to open the door, without knowing the code?

A: Yes, hold all buttons simultaneously


#### **Improve FSM for Code Detector**



 New transition conditions detect if wrong button pressed, returns to "Wait"

#### **Common State Transition Property**

- Only one condition should be true, among all transitions leaving a state
- One condition must be true
  - For any input combination
- All conditions must be considered when leaving a state



#### Pitfall is Common


- Recall code detector FSM
  - Do the transitions obey the two required transition properties?

#### NO!

– How would it go wrong?


E.g. arbg = 1111 How to solve?


Answer: ar should be arb'g' (likewise for ab, ag, ar)



## Implementation of FSM Example: Synchronous Binary Counter

- FSM that counts binary numbers counter
- 3-bit counter has 3 outputs: Q2, Q1, Q0
- Counts 2<sup>3</sup>=8 numbers (8 states)
- Counts a number at every clock edge (state transition at every clock edge)





State diagram of 3-bit synchronous up counter

### **Synchronous Binary Counter Design**

- An FSM (without external inputs)
  - State Table


Pre	sent S	tate	1	Next State	е
Q2	Q1	Q0	Q2+	Q1+	Q0+
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	0

#### Counter Implemented with D Flip-Flop

- Use D flip flops to hold values: Q+ = D upon active edge
- Next state equations


Present State			Ne	ext Sta	ate	D flip flop input			
Q2	Q1	Q0	Q2+	Q1+	Q0+	D2	D1	D0	
0	0	0	0	0	1	0	0	1	
0	0	1	0	1	0	0	1	0	
0	1	0	0	1	1	0	1	1	
0	1	1	1	0	0	1	0	0	
1	0	0	1	0	1	1	0	1	
1	0	1	1	1	0	1	1	0	
1	1	0	1	1	1	1	1	1	
1	1	1	0	0	0	0	0	0	

#### Synchronous Binary Counter with D Flip-Flop



#### Standard FSM Architecture

- How to design sequential circuit?
  - Design as FSM
  - Use standard architecture
    - State register -- to store the present state
    - Combinational logic -- to compute outputs, and next state
  - Known as controller




## FSM (Controller) Design


#### Five step FSM design process

	Step	Description
Step 1	Capture the FSM	Create an FSM that describes the desired behavior of the controller.
Step 2	Create the architecture	Create the standard architecture by using a state register of appropriate width, and combinational logic with inputs being the state register bits and the FSM inputs and outputs being the next state bits and the FSM outputs.
Step 3	Encode the states	Assign a unique binary number to each state. Each binary number representing a state is known as an <i>encoding</i> . Any encoding will do as long as each state has a unique encoding.
Step 4	Create the state table	Create a truth table for the combinational logic such that the logic will generate the correct FSM outputs and next state signals. Ordering the inputs with state bits first makes this truth table describe the state behavior, so the table is a state table.
Step 5	Implement the combinational logic	Implement the combinational logic using any method.

#### FSM Design Example: Push Button

- Step 1: Capture the FSM
  - Already done
- Step 2: Create architecture
  - 2-bit state register (for 4 states)
  - Input b, output x
  - Present state signals (s1, s0)
  - Next state signals (n1, n0)
- Step 3: Encode the states
  - Any encoding with unique representation for each state will work







#### FSM Design Example: Push Button (cont.)

Step 4: Create state table

	-	Inputs	S	Outputs			
	Present state		b	Х	Next state		
Off	0 0	0 0	0 1	0 0	0 0	0 1	
On1	0 0	1 1	0 1	1 1	1 1	0 0	•
On2	1 1	0 0	0 1	1 1	1 1	1 1	•
On3	1 1	1 1	0 1	1 1	0 0	0	•
C	ombina In	tional l	Coml	bination Outpu	_	ic	






#### FSM Design Example: Push Button (cont.)


Step 5: Implement combinational logic

$$x = s1 + s0$$




	]	Inputs	3	Outputs			
	s 1	s0	b	Х	n1	n0	
Off	0	0	0	0	0	0	
	0	0	1	0	0	1	
On1	0	1	0	1	1	0	
	0	1	1	1	1	0	
On2	1	0	0	1	1	1	
	1	0	1	1	1	1	
On3	1	1	0	1	0	0	
	1	1	1	1	0	0	

$$n1 = s1's0 + s1s0'$$




$$n0 = s0'b + s1s0'$$




#### FSM Design Example: Push Button (cont.)


 Step 5: Implement combinational logic (cont)




x = s1 + s0 n1 = s1's0 + s1s0'n0 = s0'b + s1s0'



#### **Understanding the Controller's Behavior**





#### Recall: N-bit Mux Example



- Four possible display items
  - Temperature (T), Average miles-per-gallon (A), Instantaneous mpg (I), and Miles remaining (M) -- each is 8-bits wide
  - Choose which to display using two inputs x and y
  - Use 8-bit 4x1 mux

### FSM Design Example: Button Press Synchronizer






- Want simple sequential circuit that converts button press to single clock cycle duration, regardless of length of time that button actually pressed
- Producing a signal like 'a' in the secure door example

### FSM Design Example: **Button Press Synchronizer (cont.)**

FSM inputs: bi; FSM outputs: bo



Step 1: FSM

nputs FSM Combinational logic n1 n0 s1 **T** s0 State register

Combinational logic

Inputs **Outputs** s1 s0 bi n1 n0 bo

0 0 0 0 0 0

0 0 1 1 0

0 1 0 0 unused

Step 4: State table


may be 'x'

Step 2: Create architecture


n1 = s1's0bi + s1s0bi

n0 = s1's0'bi

bo = s1's0bi' + s1's0bi = s1s0



Step 5: Create combinational circuit





FSM inputs: bi; FSM outputs: bo

Step 3: Encode states


#### **FSM Example: Sequence Generator**

- Want generate sequence 0001, 0011, 1100, 1000, (repeat)
  - Each value for one clock cycle






Step 2: Create architecture




Step 3: Encode states

	Inp	outs			Out	puts		
	s1	s 0	W	Χ	У	Ζ	n1	n0
A	0	0	0	0	0	1	0	1
В	0	1	0	0	1	1	1	0
C	1	0	1	1	0	0	1	1
D	1	1	1	0	0	0	0	0

Step 4: Create state table



## FSM Example: Secure Car Key




							_	
	s 2	s1	s0	а	r	n2	n1	n0
Wait	0	0	0 0	0 1	0	0 0	0	0 1
K1	0 0	0	1 1	0 1	1 1	0 0	1 1	0 0
K2	0 0	1 1	0 0	0 1	1 1	0 0	1 1	1 1
K3	0	1 1	1 1	0 1	0 0	1 1	0	0
K4	1 1	0	0	0 1	1 1	0	0 0	0 0
Unused	1 1 1 1 1	0 0 1 1 1	1 1 0 0 1 1	0 1 0 1 0	00000	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0
			Step		ho	647		30

may be 'x'

Inputs

Outputs

## **Verilog Modeling of FSM**



```
Module example FSM (clock, reset, in bit, out bit);
  input clock, reset, in bit;
  output out bit;
  reg [2:0] curr state, next state;
  parameter init = 3'b000;
  parameter zero 1 = 3'b001;
  parameter one 1 = 3'b010;
  parameter zero 2 = 3'b011;
  parameter one 2 = 3'b100;
  always @ (posedge clock or posedge reset) 			 State register
    if (reset == 1) curr state <= init;</pre>
    else
                  curr state <= next state;</pre>
                                              Combinational logic
  always @ (curr state or in bit) ←
                                              for next state
    case (curr state)
      init: if (in bit == 0) next state <= zero 1; else
            if (in bit == 1) next state <= one 1; else</pre>
                             next state <= init;</pre>
```

```
zero 1: if (in bit == 0) next state <= zero 2; else
               if (in bit == 1) next state <= one 1; else</pre>
                                  next state <= init;</pre>
      zero 2: if (in bit == 0) next state <= zero 2; else</pre>
               if (in bit == 1) next state <= one 1; else</pre>
                                  next state <= init;</pre>
      one 1: if (in bit == 0) next state <= zero 1; else
               if (in bit == 1) next state <= one 2; else</pre>
                                  next state <= init;</pre>
      one 2: if (in bit == 0) next state <= zero 1; else
               if (in bit == 1) next state <= one 2; else</pre>
                                  next state <= init;</pre>
      default:
                                  next state <= init;</pre>
    endcase
  assign out bit = ((curr state==zero 2)||(curr state==one 2))
                     ? 1 : 0;
endmodule
                       Combinational logic for FSM outputs
```