
VE270 Recitation Class

Outline

- Registers
 - A. Register with Load Signal
 - B. Shift Register&Rotate Register
 - C. Universal Shift Register
 - D. Register Examples
- Shifters
 - A. Bigger Shifter
- Finite State Machine
 - A. FSM (Controller) Design

General Description

• Registers: Sets of Flip-Flops, can store data




General Description

```
module Reg N bits (Q, Din, clock);
    parameter size = 4;
    input clock;
    input [size-1:0] Din;
    output req [size-1:0] Q;
                                                     N-bit
    always @ (posedge clock)
                                                    Register
    begin
                                         clock
        Q \leq Din;
    end
endmodule
```

Register with Load Signal

• When load = 1, we can load the value of the current input




Register with Load Signal

```
module Reg N bits (Q, Din, clock, load);
    parameter size = 4;
    input clock, load;
    input [size-1:0] Din;
                                                       N-bit
    output reg [size-1:0] Q;
                                                      Register
                                            clock
    always @ (posedge clock)
    begin
        if (load) Q <= Din;
                                             load
    end
endmodule
```

Shift Registers & Rotate Registers

- Shift Registers: Connect Q output of one flip-flop to the D input of the next flip-flop
- Rotate Registers: The same as shift registers, but connect Q output of last flip-flop to the D input of the first flip-flop




Shift Registers & Rotate Registers

```
module Shift Reg (Q, Dout, Din, clock);
    input clock, Din;
    output Dout;
    output reg [3:0] Q;
    always @ (posedge clock)
    begin
        Q[2:0] \le Q[3:1];
        Q[3] \leq Din;
    end
    assign Dout = Q[0];
endmodule
```


Shift Registers & Rotate Registers

```
module Barral Shift Reg (Q, clock);
    input clock;
    output reg [3:0] Q;
    always @ (posedge clock)
    begin
        Q[2:0] \le Q[3:1];
        Q[3] <= Q[0];
    end
endmodule
```



Universal Shift Register

• Multi-functional Shift Register: Shift Right, Load, Hold, ... load = D3Pz D. Po




Sh(Shift)	L(Load)	Action
0	0	Hold
0	1	Load
1	Х	Shift Right

Universal Shift Register


• Design a register with the following control signals:

Action	L(Load)	Sh(Shift)
Hold	0	0
Load	1	0
Shift Left	0	1
3*Content	1	1




Register Examples

Above-Mirror Display



Register Examples


• Register File




Shifters

General Description

- Shifters are not Shift Registers: Shifters use MUX, and change value immediately
- X>>1 equals X/2
- X<<1 equals X*2






Shifters


Bigger Shifter

• A shifter that can shift by any amount - By using multiple shifters



General Description

- Finite State Machine (FSM) has states, inputs, outputs, initial state, transitions.
- State Diagram & State Table:



		51	ate	table	2.				
	Inputs			Outputs					
Pre	rent Stat	s1	s0	b	Х	n1	n0	l next	state
00	Off	0	0	0 1	0 0	0 0	0 1		
01	On1	0	1 1	0 1	1 1	1 1	0		
10	On2	1 1	0 0	0 1	1 1	1 1	1 1		
11	On3	1 1	1 1	0 1	1 1	0 0	0		

FSM (Controller) Design

- Five steps:
 - Capture the FSM
 - 2. Create the architecture
 - 3. Encode the states
 - 4. Create the state table
 - 5. Implement the combinational logic

FSM (Controller) Design


- One day, Engineering students are rushing to Long Bin Building from their dorms on Xuanhuai Avenue. They are busy reading about FSMs in their favorite textbook and aren't looking where they are going.
- At the same time, Math students are rushing the 5th Canteen to get their favorite Pan Fried dumplings on Longpo Road. They are solving differential equations in their minds and aren't looking where they are going either.
- Then, a serious injury occurs at the intersection of the two roads. A student, Bit, decides to solve this problem by using FSM.

FSM (Controller) Design

- Bit uses two traffic sensors, T_A and T_B , on Xuanhuai Ave. and Longpo Road, respectively.
 - Sensors show o: students present
 - Sensors show 1: students not present

• Bit uses two traffic lights, L_A and L_B , to control traffic. The traffic lights has three mode.

(Green: 00, Yellow: 01, Red: 10)



FSM (Controller) Design

- The FSM controller updates on the rising edge of the clock signal:
 - At beginning, the lights are green on Xuanhuai Ave. and red on Longpo Road.
 - If traffic appears on Xuanhuai Ave., the lights do not change. When there is no longer traffic on Xuanhuai Ave., the light on Xuanhuai Ave. becomes yellow for a clock cycle before it turns red and Longpo road's light turns green.

- Similarly, the Longpo road's light remains green as long as traffic is present, then turns yellow and eventually red.

input: Ta. To So S1
Output: La. LB | La=00 | La=0|
Lb=10 | Lb=10 |

Sz | TB


La=10 | La=0
LB=00 |

La=0 | La=0
LB=00 |

LB=00 | LB=00


FSM (Controller) Design


- Step 1: Capture the FSM
 - Among all transitions leaving a state, only one condition should be true.
 - Among all transitions leaving a state, one condition must be true.
 - All conditions must be considered when leaving a state.



FSM (Controller) Design

• Step 2: Create the architecture LAI LAO LBI LBO






FSM (Controller) Design

• Step 3: Encode the states

```
60 = 00
61 = 01
62 = 10
63 = 11
```

FSM (Controller) Design

• Step 4: Create the state table




•	Inav	t		Next State FSN autput					
Preser	t State	FS	n Iv						
<u>5</u>	60	TA	TB	Νı	No	LAI LAO	LBI LBO		
	0	0	X	0		00	1 0		
0	0	1	X	0	0	00	10		
0	1	X	X			0[1]			
1	O	X	0]		110	0 0		
1	D	X)_		1 1	0 0		
	1	· · ·	Χ			1 1			
1	l	λ	^		0	10	0 [[]		

FSM (Controller) Design

• Step 5: Implement the combinational logic

$$N_1 = S_1'S_0 + S_1S_0'T_B' + S_1S_0'T_B = S_1'S_0 + S_1S_0' = S_1 \oplus S_0$$
 $N_0 = S_1'S_0'T_k' + S_1S_0 = S_1$
 $L_{A0} = S_1'S_0$
 $L_{B1} = S_1'S_0' + S_1'S_0 = S_1'$
 $L_{B0} = S_1S_0$
 $L_{B0} = S_1S_0$
 $L_{B1} = S_1S_0' + S_1S_0 = S_1'$



Any Questions?