


Clock Signal

- Periodic pulse train used in sequential circuit to synchronize circuit behaviors.



Control Inputs

- Asynchronous:

Control signal do not depend on the clock signal.

- Synchronous:

Control signal depend on the clock signal

Output changes only when the clock signal changes,
i.e. Rising / Falling edges.



- Active low:

It controls when it's low

- Active high:

It controls when it's high.

SR Latch



S	R	Q	Q ⁺
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X

$\Rightarrow Q^+ = S + R'Q$


No action \Rightarrow Hold value

$R(\text{Reset}) = 1 \Rightarrow Q = 0$


$S(\text{set}) = 1 \Rightarrow Q = 1$

Set and Reset at the same time \Rightarrow Not allowed

Alternative Implementation of SR Latch





No inverter here!



S	R	Q	Q ⁺
0	0	0	X
0	0	1	X
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

The way S, R are controlling the output is completely opposite to the SR Latch above

• Gated SR Latch





G	S	R	Q^+
0	x	x	0; Latch locked
1	0	0	Q; Hold state
1	0	1	0; Reset state
1	1	0	1; Set state
1	1	1	Not allowed

$G=0$: Unenable the latch

$G=1$: Enable the latch.
work as an SR latch.

• Gated D Latch (Transparent Latch)



Solution to the unstable problem caused by $S=R=1$ in SR latch.

G	D	Q^+
1	0	0
1	1	1
0	x	Q

Q copy the input D.



Q is stored in the D Latch and reflect on the output

Q doesn't change


- **Level Sensitive:** The input value is stored into the latch only when G has high level

• D Flip Flop

- Rising-edge triggered Master-Slave D flip flop.



- Rising Edge Triggered D Flip Flop.




clock input, edge triggered

clk	D	Q ⁺
↑	0	0
↑	1	1
0	x	Q
1	x	Q

} Q gets the value of D at the time point of rising edge


} Q doesn't change

- Falling Edge Triggered D Flip Flop.



- **Edge Sensitive:** The output changes only at the rising/falling edges of the clock signal.

• Rising Edge Triggered J-K Flip Flop




J	K	Q^+
0	0	Q
0	1	0
1	0	1
1	1	Q'

Consider K as "Reset"

Consider J as "Set"

$$Q^+ = JQ' + K'Q \quad * \text{ Memorize it together with SR Latch.}$$

• Rising Edge Triggered T Flip Flop




clk	T	Q^+
↑	0	Q
↑	1	Q'


$$\Rightarrow Q^+ = T'Q + TQ' = T \oplus Q$$

Register

- Store multiple bits. (multiple flip flops during clock signal)



- Design a 4 bit register with an enable signal "INV", such that when $INV = 1$, content of the 4-bit register is inverted (e.g., 1011 becomes 0100), and when $INV = 0$, the register works as normal.





• Latch v.s. Flip Flop

- Same: **Storage elements** in sequential circuits.


• Difference:

Latch	Flip Flop
Level Sensitive: The input matters whenever the control signal is high Asynchronous to clock signal	Edge Sensitive: The input matters only at active edges (rising or falling) Synchronous to clock signal.

• Timing diagram.



- Implementation of Asynchronous Control Input



- Implementation of Synchronous Control Input.

