

AllWinner Technology Co.,Ltd

Design Name: H133_DONGLE_STD

Size: A3 | Page Name: 13 USB CARD HDMI | Rev

Date: Thursday, July 30, 2026 | Sheet 1 of 14

VERSION HISTORY

Index:

Revision	Description	Date	Drawn	Checked	Approved
Ver 0.1	Releas version	2020-12-31			
Ver 1.0	AddAW859 Add UART2 /5 and SPI test point	2021-04-07	YJY	JIAYONG	YINWEI
Ver 1.1	ADD DDR2 ADD FALE FEL KEY ADD USB WIFI ADD DCDC4 for dram	2021-11-21	WJH	YJY	YINWEI
Ver 1.2	Merge VDD-CPU and vdd-SYS VCC-DRAM change to ext DCDC	2022-01-05	WJH	YJY	YINWEI

SDC0/JTAG Debug



USB WIFI



AllWinner Technology Co.,Ltd

Design Name: H133_DONGLE_STD

Size: Custom | Page Name: 14 WIFI + BT | Rev

Date: Thursday, July 30, 2026 | Sheet 1 of 14

LVDS



Title	<Title>	
Size B	Document Number <Doc>	Rev <RevCode>
Date: Thursday, July 30, 2026	Sheet 1 of 1	

USB HUB



Rockchip 瑞芯微电子

Fuzhou Rockchip Electronics

Title	<Title>	Project:	H133_JY-H133-V1.0
Size A4	Document Number <Doc>	File:	USB Port
Date:	Thursday, July 30, 2026	Rev: V1.3	Rev <RevCode>
Designed by:	Checked:	Sheet 20 of 26	Sheet 1 of 1

BLOCK



AllWinner Technology Co.,Ltd			
Design Name	H133_DONGLE_STD		
Size A3	Page Name 02 BLOCK DIAGRAM		Rev
Date: Thursday, July 30, 2026	Sheet 2	of 12	

DEFAULT POWER ON

DEFAULT POWER OFF



AllWinner Technology Co.,Ltd			
Design Name	H133_DONGLE_STD		
Size A3	Page Name 03 POWER TREE		Rev
Date: Thursday, July 30, 2026	Sheet 3	of 12	

GPIO ASSIGNMENT

Ball Number	Ball Name	GPIO Multiplex Function
D15	PB0	PWM3/IR_TX/TWI2_SCK/SPI1_WP/DBI_TE/UART0_TX/UART2_TX/SPDIF_OUT/PB_EINT0
D14	PB1	PWM4/I2S2_DOUT3/TWI2_SDA/I2S2_DIN3/UART0_RX/UART2_RX/IR_RX/PB_EINT1
D13	PB8	DMIC_DATA3/PWM5/TWI2_SCK/SPI1_HOLD/DBI_DCX/DBI_WRX/ UART0_TX/UART1_TX/PB_EINT8
C14	PB9	DMIC_DATA2/PWM6/TWI2_SDA/SPI1_MISO/DBI_SDI/DBI_TE/DBI_DCX/ UART0_RX/UART1_RX/PB_EINT9
C13	PB10	DMIC_DATA1/PWM7/TWI0_SCK/SPI1_MOSI/DBI_SDO/CLK_FANOUT0/ UART1_RTS/PB_EINT10
B15	PB11	DMIC_DATA0/PWM2/TWI0_SDA/SPI1_CLK/DBI_SCLK/CLK_FANOUT1/ UART1_CTS/PB_EINT11
B14	PB12	DMIC_CLK/PWM0/SPDIF_IN/SPI1_CS/DBI_CSX/CLK_FANOUT2/IR_RX/PB_EINT12

Ball Number	Ball Name	GPIO Multiplex Function
F3	PC2	SPI0_CLK/SDC2_CLK/PC_EINT2
F2	PC3	SPI0_CS0/SDC2_CMD/PC_EINT3
F1	PC4	SPI0_MOSI/SDC2_D2/BOOT_SEL0/PC_EINT4
G3	PC5	SPI0_MISO/SDC2_D1/BOOT_SEL1/PC_EINT5
G2	PC6	SPI0_WP/SDC2_D0/UART3_TX/TWI3_SCK/DBG_CLK/PC_EINT6
H3	PC7	SPI0_HOLD/SDC2_D3/UART3_RX/TWI3_SDA/TCON_TRIG/PC_EINT7

Ball Number	Ball Name	GPIO Multiplex Function
N15	PD0	LCD0_D2/LVDS0_V0P/DSI_D0P/TWI0_SCK/PD_EINT0
N14	PD1	LCD0_D3/LVDS0_V0N/DSI_D0N/UART2_TX/PD_EINT1
M15	PD2	LCD0_D4/LVDS0_V1P/DSI_D1P/UART2_RX/PD_EINT2
M14	PD3	LCD0_D5/LVDS0_V1N/DSI_D1N/UART2_RTS/PD_EINT3
L15	PD4	LCD0_D6/LVDS0_V2P/DSI_CKP/UART2_CTS/PD_EINT4
L14	PD5	LCD0_D7/LVDS0_V2N/DSI_CKN/UART5_TX/PD_EINT5
K15	PD6	LCD0_D10/LVDS0_CKP/DSI_D2P/UART5_RX/PD_EINT6
K14	PD7	LCD0_D11/LVDS0_CKN/DSI_D2N/UART4_TX/PD_EINT7
J15	PD8	LCD0_D12/LVDS0_V3P/DSI_D3P/UART4_RX/PD_EINT8
J14	PD9	LCD0_D13/LVDS0_V3N/DSI_D3N/PWM6/PD_EINT9

Ball Number	Ball Name	GPIO Multiplex Function
B8	PG0	SDC1_CLK/UART3_TX/RGMII_RXCTRL/RMII_CRS_DV/PWM7/PG_EINT0
C9	PG1	SDC1_CMD/UART3_RX/RGMII_RXD0/RMII_RXD0/PWM6/PG_EINT1
A8	PG2	SDC1_D0/UART3_RTS/RGMII_RXD1/RMII_RXD1/UART4_TX/PG_EINT2
B7	PG3	SDC1_D1/UART3_CTS/RGMII_TXCK/RMII_TXCK/UART4_RX/PG_EINT3
A6	PG4	SDC1_D2/UART5_TX/RGMII_TXD0/RMII_TXD0/PWM5/PG_EINT4
C7	PG5	SDC1_D3/UART5_RX/RGMII_TXD1/RMII_TXD1/PWM4/PG_EINT5
B4	PG6	UART1_TX/TWI2_SCK/RGMII_TXD2/PWM1/PG_EINT6
A3	PG7	UART1_RX/TWI2_SDA/RGMII_TXD3/SPDIF_IN/PG_EINT7
B3	PG8	UART1_RTS/TWI1_SCK/RGMII_RXD2/UART3_TX/PG_EINT8
A2	PG9	UART1_CTS/TWI1_SDA/RGMII_RXD3/UART3_RX/PG_EINT9
C4	PG10	PWM3/TWI3_SCK/RGMII_RXCK/CLK_FANOUT0/IR_RX/PG_EINT10
B6	PG11	I2S1_MCLK/TWI3_SDA/EPHY_25M/CLK_FANOUT1/TCON_TRIG/PG_EINT11
C6	PG12	I2S1_LRCK/TWI0_SCK/RGMII_TXCTRL/RMII_TXEN/CLK_FANOUT2/PWM0/UART1_TX/PG_EINT12
B5	PG13	I2S1_BCLK/TWI0_SDA/RGMII_CLKIN/RMII_RXER/PWM2/LEDC_DO/UART1_RX/PG_EINT13
C5	PG14	I2S1_DIN0/TWI2_SCK/MDC/I2S1_DOUT1/SPI0_WP/UART1_RTS/PG_EINT14
A4	PG15	I2S1_DOUT0/TWI2_SDA/MDIO/I2S1_DIN1/SPI0_HOLD/UART1_CTS/PG_EINT15
B2	PG16	IR_RX/TCON_TRIG/PWM5/CLK_FANOUT2/SPDIF_IN/LEDC_DO/PG_EINT16
C10	PG17	UART2_TX/TWI3_SCK/PWM7/CLK_FANOUT0/IR_TX/UART0_TX/PG_EINT17
B9	PG18	UART2_RX/TWI3_SDA/PWM6/CLK_FANOUT1/SPDIF_OUT/UART0_RX/PG_EINT18

Ball Number	Ball Name	GPIO Multiplex Function
B1	PF0	SDC0_D1/JTAG_MS/R_JTAG_MS/I2S2_DOUT1/I2S2_DIN0/PF_EINT0
C3	PF1	SDC0_D0/JTAG_DI/R_JTAG_DI/I2S2_DOUT0/I2S2_DIN1/PF_EINT1
C2	PF2	SDC0_CLK/UART0_TX/TWI0_SCK/LEDC_DO/SPDIF_IN/PF_EINT2
D3	PF3	SDC0_CMD/JTAG_DO/R_JTAG_DO/I2S2_BCLK/PF_EINT3
D2	PF4	SDC0_D3/UART0_RX/TWI0_SDA/PWM6/IR_TX/PF_EINT4
D1	PF5	SDC0_D2/JTAG_CK/R_JTAG_CK/I2S2_LRCK/PF_EINT5
E2	PF6	SPDIF_OUT/IR_RX/I2S2_MCLK/PWM5/PF_EINT6

AllWinner Technology Co.,Ltd			
Design Name	H133_DONGLE_STD		
Size A3	Page Name 04 GPIO ASSIGNMENT		Rev
Date: Thursday, July 30, 2026	Sheet 4 of 12		

POWER





	DCDC1 (EXT)	DCDC2 (EXT)	DCDC3 (EXT)	DCDC4 (EXT)	LDOB (IN)	LDOA (IN)	REMARK
Default PLAN	VDD-CPU VDD-SYS (0.95V)	VCC-DRAM 1.5/1.8V	VCC-WIFI VCC-3V3 LDOIN	NC	NC	VCC-PLL VCC-RTC VCC-1V8	Merge VDD-CPU and VDD-SYS ,that Cpu-freqency below 900Mhz.The Power comsume is below2.5W@4K30,And the thermal will be very low.
Performance PLAN	VDD-CPU (0.8~ 1.16V)	VDD-SYS 0.9V	VCC-WIFI VCC-3V3 LDOIN	VCC-DRAM 1.5/1.8V	NC	VCC-PLL VCC-RTC VCC-1V8	Separate VDD-CPU and VDD-SYS ,The Cpu-freqency upon to 1.2Ghz .The Power comsume is below2.5W@4K30,And the thermal will be very low.
Econormy PLAN	VDD-CPU VDD-SYS (0.95V)	NC	VCC-WIFI VCC-3V3 LDOIN	NC	VCC-DRAM 1.5/1.8V	VCC-PLL VCC-RTC VCC-1V8	Merge VDD-CPU and VDD-SYS ,that Cpu-freqency below 900Mhz.VCC-Dram be supplied by internal LDOB,instead of Ext DCDC.


SOC1
3.3V / 1.8V
U11C
PC
PC2/SPI0_CLK/SDC2_CLK/PC_EINT2
PC3/SPI0_CS0/SDC2_CMD/PC_EINT3
PC4/SPI0_MOSI/SDC2_D2/BOOT_SEL0/PC_EINT4
PC5/SPI0_MISO/SDC2_D1/BOOT_SEL1/PC_EINT5
PC6/SPI0_WP/SDC2_D0/UART3_TX/TWI3_SCK/DBG_CLK/PC_EINT6
PC7/SPI0_HOLD/SDC2_D3/UART3_RX/TWI3_SDA/TCON_TRIG/PC_EINT7
VCC_PC
H133-BGA196
BGA196P65B1000_1000H117
SPI0-CLK
SPI0-CS0
SPI0-MOSI
SPI0-MISO
SPI0-WP
SPI0-HOLD
VCC-PC
3.3V
U11B
PB
PB0/PWM3/IR_TX/TWI2_SCK/SPI1_WP/DBI_TE/UART0_TX/UART2_TX/SPDIF_OUT/PB_EINT0
PB1/PWM4/I2S2_DOUT3/TWI2_SDA/I2S2_DIN3/UART0_RX/UART2_RX/IR_RX/PB_EINT1
PB8/DMIC_DATA3/PWM5/TWI2_SCK/SPI1_HOLD/DBI_DCX/DBI_WRX/UART0_TX/UART1_TX/PB_EINT8
PB9/DMIC_DATA2/PWM6/TWI2_SDA/SPI1_MISO/DBI_SDI/DBI_TE/DBI_DCX/UART0_RX/UART1_RX/PB_EINT9
PB10/DMIC_DATA1/PWM7/TWI0_SCK/SPI1_MOSI/DBI_SDO/CLK_FANOUT0/UART1_RTS/PB_EINT10
PB11/DMIC_DATA0/PWM2/TWI0_SDA/SPI1_CLK/DBI_SCLK/CLK_FANOUT1/UART1_CTS/PB_EINT11
PB12/DMIC_CLK/PWM0/SPDIF_IN/SPI1_CS/DBI_CSX/CLK_FANOUT2/IR_RX/PB_EINT12
VCC_IO
CPU-P-PWM
IR-RX
UART0-TX
UART0-RX
TP157
LCD-RST
LCD-PWM
VCC-IO
3.3V
U11D
PD
PD0/LCD0_D2/LVDS0_V0P/DSI_D0P/TWI0_SCK/PD_EINT0
PD1/LCD0_D3/LVDS0_V0N/DSI_D0N/UART2_TX/PD_EINT1
PD2/LCD0_D4/LVDS0_V1P/DSI_D1P/UART2_RX/PD_EINT2
PD3/LCD0_D5/LVDS0_V1N/DSI_D1N/UART2_RTS/PD_EINT3
PD4/LCD0_D6/LVDS0_V2P/DSI_CKP/UART2_CTS/PD_EINT4
PD5/LCD0_D7/LVDS0_V2N/DSI_CKN/UART5_TX/PD_EINT5
PD6/LCD0_D10/LVDS0_CKP/DSI_D2P/UART5_RX/PD_EINT6
PD7/LCD0_D11/LVDS0_CKN/DSI_D2N/UART4_TX/PD_EINT7
PD8/LCD0_D12/LVDS0_V3P/DSI_D3P/UART4_RX/PD_EINT8
PD9/LCD0_D13/LVDS0_V3N/DSI_D3N/PWM6/PD_EINT9
VCC_LVDS
VCC_PD
VCC-LVDS
VCC-PD
3.3V
U11F
PF
PF0/SDC0_D1/JTAG_MS/R_JTAG_MS/I2S2_DOUT1/I2S2_DIN0/PF_EINT0
PF1/SDC0_D0/JTAG_DI/R_JTAG_DI/I2S2_DOUT0/I2S2_DIN1/PF_EINT1
PF2/SDC0_CLK/UART0_TX/TWI0_SCK/LEDC_DO/SPDIF_IN/PF_EINT2
PF3/SDC0_CMD/JTAG_DO/R_JTAG_DO/I2S2_BCLK/PF_EINT3
PF4/SDC0_D3/UART0_RX/TWI0_SDA/PWM6/I2S2_LRCK/PF_EINT4
PF5/SDC0_D2/JTAG_CK/R_JTAG_CK/I2S2_LRCK/PF_EINT5
PF6/SPDIF_OUT/IR_RX/I2S2_MCLK/PWM5/PF_EINT6
VCC_PF
SDC0-D1
SDC0-D0
SDC0-CLK
SDC0-CMD
SDC0-D3
SDC0-D2
SDC0-DET
VCC-PF
1.8V / 3.3V
U11G
PG
PG0/SDC1_CLK/UART3_TX/RGMII_RXCTRL/RMII_CRS_DV/PWM7/PG_EINT0
PG1/SDC1_CMD/UART3_RX/RGMII_RXD0/RMII_RXD0/PWM6/PG_EINT1
PG2/SDC1_D0/UART3_RTS/RGMII_RXD1/RMII_RXD1/UART4_TX/PG_EINT2
PG3/SDC1_D1/UART3_CTS/RGMII_TXCK/RMII_TXCK/UART4_RX/PG_EINT3
PG4/SDC1_D2/UART5_TX/RGMII_TXD0/RMII_TXD0/PWM5/PG_EINT4
PG5/SDC1_D3/UART5_RX/RGMII_TXD1/RMII_TXD1/PWM4/PG_EINT5
PG6/UART1_TX/TWI2_SCK/RGMII_TXD2/PWM1/PG_EINT6
PG7/UART1_RX/TWI2_SDA/RGMII_TXD3/SPDIF_IN/PG_EINT7
PG8/UART1_RTS/TWI1_SCK/RGMII_RXD2/UART3_TX/PG_EINT8
PG9/UART1_CTS/TWI1_SDA/RGMII_RXD3/UART3_RX/PG_EINT9
PG10/PWM3/TWI3_SCK/RGMII_RXCK/CLK_FANOUT0/IR_RX/PG_EINT10
PG11/I2S1_MCLK/TWI3_SDA/EPHY_25M/CLK_FANOUT1/TCON_TRIG/PG_EINT11
PG12/I2S1_LRCK/TWI0_SCK/RGMII_TXCTRL/RMII_TXEN/CLK_FANOUT2/PWM0/UART1_TX/PG_EINT12
PG13/I2S1_BCLK/TWI0_SDA/RGMII_CLKIN/RMII_RXER/PWM2/LEDC_DO/UART1_RX/PG_EINT13
PG14/I2S1_DIN0/TWI2_SCK/MDC/I2S1_DOUT1/SPI0_WP/UART1_RTS/PG_EINT14
PG15/I2S1_DOUT0/TWI2_SDA/MDIO/I2S1_DIN1/SPI0_HOLD/UART1_CTS/PG_EINT15
PG16/IR_RX/TCON_TRIG/PWM5/CLK_FANOUT2/SPDIF_IN/LEDC_DO/PG_EINT16
PG17/UART2_TX/TWI3_SCK/PWM7/CLK_FANOUT0/IR_TX/UART0_TX/PG_EINT17
PG18/UART2_RX/TWI3_SDA/PWM6/CLK_FANOUT1/SPDIF_OUT/UART0_RX/PG_EINT18
VCC_PG
UART_TX
UART_RX
CTP-RST 15
CTP-INT 15
LED-PWM [13]
TP158
UART1_TX
UART1_RX
CTP-SCK 15
CTP-SDA 15
TP159
I2S1-MCLK 14
I2S1-LRLK 14
I2S1-BCLK 14
I2S1-DIN0 14
I2S1-DOUT0 14
DC_DET [13]
LCD-BL-EN
SPDIF-OUT [18]
VCC-PG
CF1 100PF C0402
GND
VCC-PC CS1 0.1uF C0402 GND
VCC-IO CS2 1uF C0402 CS3 0.1uF C0402 GND
VCC-PD CS4 0.1uF C0402 GND
VCC-LVDS CS5 0.1uF C0402 GND
VCC-PF CS6 0.1uF C0402 GND
VCC-PG CS7 0.1uF C0402 GND
AllWinner Technology Co.,Ltd
Design Name H133_DONGLE_STD
Size A3
Page Name 07 SOC1
Rev
Date: Thursday, July 30, 2026
Sheet 6 of 12


SOC2
Audio
HPOUTR C3082 0.1uF C0402 TP155 TP_PAD
HPOUTL C3083 0.1uF C0402
DCXO-XIN CS8 18pF C0402
X1 24M-16pF-10PPM XTAL_3225
DCXO-XOUT RS5 0R R0402 CS9 18pF C0402
DCXO-SYS
OSC-32K
X32KIN CS10 22pF RS6 C0402 10M R0402 X2
X32KOUT 32K-12.5pF-10ppm CS11 22pF C0402
RESET
NOTE:RESET IC can NC ,
When Using SoC internal RESET Logic.
信号远离板边以及干扰信号，做包地处理
VCC-3V3 RS7 47K R0402 AP-RESET
U28 Vth=2.93V NC/SGM803/809
VIN RESET-N GND SOT-23
Close to AP
CS13 1nF C0402
When use the SPI FLASH.
Keep the SGM803 to reduce the Flash Data lose,
when Abnormal Poweroff
U11A
GPADC0 AVCC VRA1 VRA2 AGND HPOUTL HPOUTR HPOUTFB HPVCC LDO_IN LDOA_OUT LDOB_OUT RESET X32KIN X32KOUT VCC_RTC VCC_PLL DXIN DXOUT REFCLK_OUT USB0_DM USB0_DP USB1_DM USB1_DP HTX0N HTX0P HTX1N HTX1P HTX2N HTX2P HTXCN HTXCP HSCL HSDA HCEC HHPD VCC_HDMI
VDD_CPU0 VDD_CPU1 VDD_CPU2 VDD_CPU3 VDD_CPUFB VDD_SYS0 VDD_SYS1 VDD_SYS2 VDD_SYS3 GND0–GND38
VDD-CPU VDD-CPUFB VDD-SYS AP-RESET RS4 0R R0402 CS34 0.1uF C0402 RS114 0R R0402 CS12 0.1uF C0402 VCC18-HDMI
Analog&Sys
H133-BGA196
BGA196P65B1000_1000H117
HPVCC AVCC VRA1 VRA2 CS14 10uF C0603 CS15 2.2uF C0402 CS16 NC C0402 CS17 10uF C0603 CS18 0.47uF C0402 RS9 0R R0402 GND AGND
VDD-CPU CS19 10uF C0603 CS20 NC/10uF C0603 CS21 2.2uF C0402 CS22 2.2nF C0402 CS23 2.2uF C0402
VCC-RTC VCC-PLL LDO-IN LDOB-OUT LDOA-OUT CS24 0.1uF C0402 CS25 0.1uF C0402 CS26 10uF C0603 CS27 2.2uF C0402 CS28 2.2uF C0402
VDD-SYS CS29 10uF C0603 CS30 10uF C0603 CS31 0.1uF C0402 CS32 2.2uF C0402 CS33 2.2uF C0402
AllWinner Technology Co.,Ltd
Design Name H133_DONGLE_STD
Size A3 Page Name 08 SOC2 Rev
Date: Thursday, July 30, 2026 Sheet 7 of 12

DDR3



AllWinner Technology Co.,Ltd	
Design Name	H133_DONGLE_STD
Size A3	Page Name 09 DDR3	Rev
Date: Thursday, July 30, 2026	Sheet 9 of 15


SPI
SPI0-CLK
SPI0-CS0
SPI0-MOSI
SPI0-MISO
SPI0-WP
SPI0-HOLD
S-CLK
S-CS0
S-MOSI
S-MISO
S-WP
S-HOLD
VCC-PC
R9768 NC/10K R0402 S-WP
R9767 NC/10K R0402 S-HOLD
R9766 NC/10K R0402 S-CS0
R9736 10K R0402 RESET-NOR
U65
CS# MISO WP# VSS VCC HOLD# CLK MOSI EPAD
SOP9P127B600_NOR
NC/0.1uF CM113
C0402-X5R
GND
UBOOT
U13
MX66L51285G
NC/SIO3 VCC RESET# NC/SIO7 SO/SIO5 NC CS# SO/SIO1
SCLK SI/SIO0 SI/SIO4 NC WP#/SIO6 NC GND WP#/SIO2
CM106 0.1uF C0402
RESET-NOR
CM2 NC/15pF C0402
R366 0R R0402
K5
KEY_2P_SMT_90
NC/ESD5451XNC
DM512
ESD0402
EMMC
U22B
EMMC
U22A
e-MMC-D0
e-MMC-D1
e-MMC-D2
e-MMC-D3
e-MMC-CMD
e-MMC-CLK
eMMC-RST
AP-RESET
DAT0 DAT1 DAT2 DAT3 DAT4 DAT5 DAT6 DAT7
CMD CLK RFU/DATA STROBE RESET VDDI RFU/VSS4 RFU/VSS5
VCC1 VCC2 VCC3 VCC4 VCCQ1 VCCQ2 VCCQ3 VCCQ4 VCCQ5
VSS1 VSS2 VSS3 VSS6 VSSQ1 VSSQ2 VSSQ3 VSSQ4 VSSQ5
VCC-IO
CM110 0.1uF C0402
CM109 1uF C0402
CM111 0.1uF C0402
CM108 1uF C0402
CM107 1uF C0402
CM112 0.1uF C0402
R9754 NC/10K R0402
R9753 0R R0402
R9752 0R R0402
R9751 0R R0402
If eMMC is not v5.0/v5.1,then NC this two resistors.
SPI FLASH and EMMC only can chioce one of them.
Both Layout in PCB will effect the SI
R9745 0R/NC R0402
R9746 0R/NC R0402
R9747 0R/NC R0402
R9748 0R/NC R0402
R9749 0R/NC R0402
R9750 0R/NC R0402
eMMC-CMD
eMMC-D2
eMMC-D1
eMMC-D0
eMMC-D3
AllWinner Technology Co.,Ltd
Design Name
H133_DONGLE_STD
Size A3
Page Name
10 FLASH
Rev
Date: Thursday, July 30, 2026
Sheet 10 of 15



AllWinner Technology Co.,Ltd

Design Name	A100_A133_B3_AXP717_LPDDR4	
Size A3	Page Name 13 LCM	Rev
Date: Thursday, July 30, 2026	Sheet 13 of 18	