
## Lecture 21


## **Software Pipelining & Prefetching**

- I. Software Pipelining
- II. Software Prefetching (of Arrays)
- III. Prefetching via Software Pipelining

[ALSU 10.5, 11.11.4]


## **Scheduling Roadmap**





## Global Scheduling:

• across basic blocks



## **Software Pipelining:**

• *across* loop iterations

**List Scheduling:** 

• within a basic block

#### **Example of DoAll Loops**

- Machine:
  - Per clock: 1 load, 1 store, 1 (2-stage) arithmetic op, with hardware loop op and auto-incrementing addressing mode.
- Source code:

for 
$$i = 0$$
 to  $n-1$   
  $D[i] = A[i]*B[i] + c$ 

Figure 10.17 in ALSU

- Code for one iteration:
  - 1. LD R5,0(R1++)
  - 2. LD R6,0(R2++)
  - 3. MUL R7, R5, R6
  - 4.
  - 5. ADD R8,R7,R4
  - 6.
  - 7. ST 0(R3++), R8
- Little or no parallelism within basic block

- Initially:
- R1 holds &A,
- R2 holds &B,
- R3 holds &D,
- R4 holds c

## **Loop Unrolling**

```
1.L: LD
                                       Schedule after unrolling by a factor of 4
 2.
        LD
 3.
                 LD
 4.
        MUL
                 LD
 5.
                 MUL
                           LD
                                                                     Figure 10.18
 6.
                           LD
        ADD
                                                                       in ALSU
 7.
                 ADD
                                     LD
 8.
        ST
                           MUL
                                     LD
 9.
                 ST
                                     MUL
10.
                           ADD
11.
                                     ADD
12.
                           ST
13.
                                     ST
                                              BL (L)
```

- Let **u** be the degree of unrolling, for **u** even:
  - Length of  $\mathbf{u}$  iterations =  $7+2(\mathbf{u}-1)$
  - Execution time per source iteration = (7+2(u-1)) / u = 2 + 5/u

## Software Pipelined Code

```
1.
       LD
 2.
       LD
                                                                 Figure 10.20
 3.
       MUL
                 LD
                                                                    in ALSU
 4.
                 LD
 5.
                 MUL
                          LD
 6.
       ADD
                          LD
 7. L:
                          MUL
                                   LD
 8.
       ST
                 ADD
                                   LD
                                            BL (L)
 9.
                                   MUL
10.
                 ST
                          ADD
11.
                                                          Execution time per source
12.
                          ST
                                   ADD
                                                            iteration approaches 2
13.
14.
                                   ST
```

- Unlike unrolling, software pipelining can give optimal result with small code size blowup
- Locally compacted code may not be globally optimal
- DOALL: Can fill arbitrarily long pipelines with infinitely many iterations

#### **Example of DoAcross Loop**

#### Machine:

Per clock: 1 load, 1 store, 1 (2-stage) arithmetic op fully pipelined,
 with hardware loop op and auto-incrementing addressing mode.

#### Loop:

```
Sum = Sum + A[i];
B[i] = A[i] * c;
```

# 1. LD // A[i] 2. MUL // A[i]\*c 3. ADD // Sum += A[i]

4. ST // B[i]

#### **Software Pipelined Code**

- 1. LD
- 2. MUL
- 3. L: ADD LD
- 4. ST MUL BL (L)
- 5. ADD
- 6. ST

#### **Doacross loops**

- Recurrences can be parallelized
- Harder to fully utilize hardware with large degrees of parallelism

## **Problem Formulation**

#### **Goals:**

- maximize throughput
- small code size

#### Find:

- an identical relative schedule S(n) for every iteration
- a constant initiation interval (T)

#### such that

the initiation interval is minimized

#### **Complexity:**

NP-complete in general

S		
0	LD	<b>^</b>
1	MUL	▼ T=2
2	ADD	LD
3	ST	MUL
		ADD
		ST

#### <u>Impact of Resources on Bound on Initiation Interval</u>

- <u>Example</u>: Resource usage of 1 iteration
  - Machine can execute 1 LD, 1 ST, 2 ALU per clock
  - LD 1 cycle, MUL 3 cycles, ADD 2 cycles, fully pipelined

```
LD, LD, MUL, ADD, ST
```

Lower bound on initiation interval?

```
for all resource i,
number of units required by one iteration: n<sub>i</sub>
number of units in system: R<sub>i</sub>
```

Lower bound due to resource constraints:  $\max_{i} \lceil \frac{n_i}{R_i} \rceil$ 

```
    LD R5,0 (R1++)
    LD R6,0 (R2++)
    MUL R7,R5,R6
    6. ADD R8,R7,R4
    8. ST 0 (R3++),R8
    Lower bound?
```

2, due to LD

## **Scheduling Constraints: Resources**





Figure 10.24 in ALSU



- RT: resource reservation table for single iteration
- RT<sub>s</sub>: modulo resource reservation table (steady state)

$$RT_{s}[i] = \Sigma_{t \mid (t \bmod T = i)} RT[t]$$

1. LD

2. LD

4.

5.

7.

8. ST

3. MUL

ADD

## Scheduling Constraints: Precedence

```
for (i = 0; i < n; i++) {
    *(p++) = *(q++) + c;
                                          S(0)
                                               LD
    LD
                                          S(1)
                                               ADD
                                          S(2)
   ADD
                                          S(3) ST
    ST
                                                     LD
                                                     ADD
               LD
              ADD
                                                    ST
               ST
```

- Minimum initiation interval T? 1+2+1 = 4
- S(n): schedule for n with respect to the beginning of the schedule

## Scheduling Constraints: Precedence


- Minimum initiation interval T? 1+2+1 = 4
- S(n): schedule for n with respect to the beginning of the schedule
- Label edges with  $< \delta$ , d >
  - $\delta$  = iteration difference, d = delay

$$\delta \times T + S(n_2) - S(n_1) \geq d$$

#### Minimum Initiation Interval

For all cycles c,

T = max CycleLength(c) / IterationDifference (c)





$$T = 4/1 = 4$$
  $T = ? 4/2 = 2$ 


Label edges with  $< \delta$ , d >:  $\delta$  = iteration difference, d = delay

ST

## Example: An Acyclic Graph inside a loop








#### Algorithm: Software Pipelining Acyclic Dependence Graphs

- Find lower bound of initiation interval: T<sub>0</sub>
  - based on resource constraints
- For T = T<sub>0</sub>, T<sub>0</sub>+1, ... until all nodes are scheduled
  - For each node n in topological order
    - s<sub>0</sub> = earliest n can be scheduled
    - for each s = s<sub>0</sub>, s<sub>0</sub> +1, ..., s<sub>0</sub> +T-1
       if NodeScheduled(n, s) break;
    - if n cannot be scheduled break;
- NodeScheduled(n, s)
  - Check resources of n at s in modulo resource reservation table
- Can always meet the lower bound if:
  - every operation uses only 1 resource, and
  - no cyclic dependences in the loop

## **Cyclic Graphs**



- No such thing as "topological order"
- $b \rightarrow c; c \rightarrow b$

$$S(c) - S(b) \ge 1$$
$$T + S(b) - S(c) \ge 2$$

Scheduling b constrains c, and vice versa

$$S(b) + 1 \le S(c) \le S(b) - 2 + T$$
  
 $S(c) - T + 2 \le S(b) \le S(c) - 1$ 

 $\delta \times T + S(n_2) - S(n_1) \geq d$ 

See [ALSU 10.5.8] for Software Pipelining scheduling algorithm for cyclic dependence graphs

#### A Closer Look at Register Allocation for Software Pipelining

#### **Software-pipelined code:**

1.	LD				
2.	LD				
3.	MUL	LD			
4.		LD			
5.		MUL	LD		
6.	ADD		LD		
L: 7.			MUL	LD	
8.	ST	ADD		LD	BL L
8. 9.	ST	ADD		LD MUL	BL L LD
	ST	ADD ST	ADD		
9.	ST		ADD		LD
9. 10.	ST		ADD ST		LD LD
9. 10. 11.	ST				LD LD MUL

```
1. LD R5,0(R1++)
2. LD R6,0(R2++)
3. MUL R7,R5,R6
4.
5.
6. ADD R8,R7,R4
7.
8. ST 0(R3++),R8
```

What is the problem w.r.t. R7?

R7 is clobbered before use

#### Solution: Modulo Variable Expansion

```
1.
        LD R5,0(R1++)
   2.
        LD R6,0(R2++)
   3.
        LD R5,0(R1++)
                        MUL R7, R5, R6
   4.
        LD R6,0(R2++)
   5.
        LD R5,0(R1++)
                       MUL R9, R5, R6
   6.
        LD R6,0(R2++) ADD R8,R7,R4
L: 7.
        LD R5,0(R1++)
                        MUL R7, R5, R6
        LD R6,0(R2++)
   8.
                       ADD R8, R9, R4
                                          ST 0(R3++),R8
   9.
        LD R5,0(R1++)
                        MUL R9, R5, R6
        LD R6,0(R2++)
  10.
                        ADD R8, R7, R4
                                          ST 0(R3++),R8
                                                            BL L
  11.
                        MUL R7, R5, R6
  12.
                        ADD R8, R9, R4
                                          ST 0(R3++),R8
  13.
  14.
                        ADD R8, R7, R4
                                          ST 0(R3++),R8
  15.
  16.
                                          ST 0(R3++),R8
```


#### Algorithm: Software Pipelining with Modulo Variable Expansion


- Normally, every iteration uses the same set of registers
  - introduces artificial anti-dependences for software pipelining
- Modulo variable expansion algorithm
  - schedule each iteration ignoring artificial constraints on registers
  - calculate life times of registers
  - degree of unrolling = max<sub>r</sub> (lifetime<sub>r</sub> /T)
  - unroll the steady state of software pipelined loop to use different registers
- Code generation
  - generate one pipelined loop with only one exit (at beginning of steady state)
  - generate one unpipelined loop to handle the rest
  - code generation is the messiest part of the algorithm!


## **Software Pipelining Summary**

#### Numerical Code

- Software pipelining is useful for machines with a lot of pipelining and instruction level parallelism
- Compact code
- Limits to parallelism: dependences, critical resource







#### **List Scheduling:**

• within a basic block


#### **Global Scheduling:**

• across basic blocks

#### **Software Pipelining:**

• *across* loop iterations

#### **II. Software Prefetching**



- overlap memory accesses with computation and other accesses
- used to tolerate latency

## Types of Prefetching

#### Cache Blocks:

- +: no instruction overhead
- —: best only for unit-stride accesses

#### **Nonblocking Loads:**

- +: no added instructions
- —: limited ability to move back before use

#### **Hardware-Controlled Prefetching:**

- +: no instruction overhead
- —: limited to constant-strides and by branch prediction



#### **Software-Controlled Prefetching:**

- +: minimal hardware support and broader coverage
- -: software sophistication and overhead

## Software Prefetching: Research Goals

- Domain of Applicability
- Performance Improvement
  - maximize benefit
  - minimize overhead

#### **Prefetching Concepts**

possible only if addresses can be determined ahead of time
coverage factor = fraction of misses that are prefetched
unnecessary if data is already in the cache
effective if data is in the cache when later referenced

#### **Analysis**: what to prefetch

- maximize coverage factor
- minimize unnecessary prefetches


<u>Scheduling</u>: when/how to schedule prefetches

- maximize effectiveness
- minimize overhead per prefetch

## **Reducing Prefetching Overhead**

- instructions to issue prefetches
- extra demands on memory system

Hit Rates for Array Accesses



important to minimize unnecessary prefetches

## **Compiler Algorithm**

Analysis: what to prefetch

Locality Analysis

**Scheduling**: when/how to issue prefetches

- Loop Splitting
- Software Pipelining

#### Recall: Types of Data Reuse/Locality

```
double A[3][N], B[N][3];
     for i = 0 to 2
      for j = 0 to N-2
                                           O Hit
       A[i][j] = B[j][0] + B[j+1][0];
   A[i][j]
                     B[j][0]
                                      B[j+1][0]
○ ○ ○ ○ ○ ○ ○ ○ ○
                 • 0 0 0 0 0 0 0
   Spatial
                     Temporal
                                       Temporal
                      (Group)
    (Self)
                                        (Self)
```

(assume row-major, 2 elements per cache line, N small)

## **Prefetch Predicate**

Locality Type	Miss Instance	Predicate on Iteration Space
None	Every Iteration	True
Temporal	First Iteration	i = 0
Spatial	Every L iterations (L elements/cache line)	(i mod L) = 0

Example: for 
$$i = 0$$
 to 2

for  $j = 0$  to N-2

Reference	Locality	Predicate on Iteration Space
A[i][j]	$\begin{bmatrix} i \\ j \end{bmatrix} = \begin{bmatrix} none \\ spatial \end{bmatrix}$	( <b>j</b> mod L) = 0
B[j+1][0]	[i] = [temporal none	<b>i</b> = 0

A[i][j] = B[j][0] + B[j+1][0];

## **Compiler Algorithm**

Analysis: what to prefetch

Locality Analysis

**Scheduling**: when/how to issue prefetches

- Loop Splitting
- Software Pipelining

#### **Loop Splitting**

- Decompose loops to isolate cache miss instances
  - cheaper than inserting IF(Prefetch Predicate) statements

Locality Type	Predicate	Loop Transformation
None	True	None
Temporal	i = 0	Peel loop i
Spatial	(i mod L) = 0	<b>Unroll</b> loop <b>i</b> by L

(L elements/cache line)

Loop peeling: split any problematic first (or last) few iterations from the loop & perform them outside of the loop body

- Apply transformations recursively for nested loops
- Suppress transformations when loops become too large (avoid code explosion)

#### III. Prefetching via Software Pipelining

Iterations Ahead = 
$$\left\lceil \frac{1}{s} \right\rceil$$

where / = memory latency, s = shortest path through loop body

#### **Original Loop**

```
for (i = 0; i<100; i++)
a[i] = 0;
```

Are there any wasted prefetches?

Yes: (L-1)/L are wasted

#### Software Pipelined Loop

(6 iterations ahead)

Carnegie Mellon

#### Prefetching via Software Pipelining

Iterations Ahead = 
$$\left\lceil \frac{1}{s} \right\rceil$$

where / = memory latency, s = shortest path through loop body

#### **Original Loop**

```
for (i = 0; i<100; i++)
a[i] = 0;
```

(2 elements/cache line)

#### Software Pipelined Loop

(6 iterations ahead)

a[i] = 0;

#### Example Code with Prefetching

```
prefetch(&B[0][0]);
                                              for (j = 0; j < 6; j += 2) {
      Original Code
                                               prefetch(&B[j+1][0]);
for (i = 0; i < 3; i++)
                                               prefetch(&B[j+2][0]);
                                               prefetch(&A[0][j]);
 for (j = 0; j < 100; j++)
   A[i][j] = B[j][0] + B[j+1][0];
                                              for (j = 0; j < 94; j += 2) {
                                               prefetch(&B[j+7][0]);
     O Cache Hit
                                               prefetch(&B[j+8][0]);
                                 i = 0
                                               prefetch(&A[0][j+6]);
    Cache Miss
                                               A[0][j] = B[j][0]+B[j+1][0];
                                               A[0][j+1] = B[j+1][0]+B[j+2][0];
      A[i][j]
                                              for (j = 94; j < 100; j += 2) {
                                               A[0][j] = B[j][0]+B[j+1][0];
    0 0 0 0 0 0
                                               A[0][j+1] = B[j+1][0]+B[j+2][0];
  for (i = 1; i < 3; i++) {
 ○ ○ ○ ○ ○ ○ ○ ○ →
                                               for (j = 0; j < 6; j += 2)
                                                 prefetch(&A[i][j]);
                                               for (j = 0; j < 94; j += 2) {
                                                 prefetch(&A[i][j+6]);
     B[j+1][0]
                                                 A[i][j] = B[j][0] + B[j+1][0];
                                                 A[i][j+1] = B[j+1][0] + B[j+2][0];
                                 i > 0
 0000000
                                               for (j = 94; j < 100; j += 2) {
 0000000
                                                 A[i][j] = B[j][0] + B[j+1][0];
 \bigcirc
                                                 A[i][j+1] = B[j+1][0] + B[j+2][0];
```

#### **Prefetching Indirections**

```
for (i = 0; i<100; i++)
  sum += A[index[i]];</pre>
```

#### **Analysis**: what to prefetch

- both dense and indirect references
- difficult to predict whether indirections hit or miss

#### **Scheduling**: when/how to issue prefetches

modification of software pipelining algorithm

#### Software Pipelining for Indirections

#### **Original Loop**

```
for (i = 0; i<100; i++)
sum += A[index[i]];
```

#### **Software Pipelined Loop**

```
(5 iterations ahead)
                             // Prolog 1
for (i = 0; i < 5; i++)
   prefetch(&index[i]);
                             // Prolog 2
for (i = 0; i < 5; i++) {
   prefetch(&index[i+5]);
   prefetch(&A[index[i]]);
}
                             // Steady State
for (i = 0; i < 90; i++) {
   prefetch(&index[i+10]);
   prefetch(&A[index[i+5]]);
   sum += A[index[i]];
}
for (i = 90; i < 95; i++) { // Epiloque 1}
   prefetch(&A[index[i+5]]);
   sum += A[index[i]];
}
                             // Epiloque 2
for (i = 95; i<100; i++)
   sum += A[index[i]];
```

## Today's Class: Software Pipelining & Prefetching

- I. Software Pipelining
- II. Software Prefetching (of Arrays)
- III. Prefetching via Software Pipelining

#### Monday April 1

No Class (No Fooling)

## Wednesday's Class

- Locality Analysis & Prefetching
  - ALSU 11.5