

# HT16L21 RAM Mapping 32×4 LCD Driver

## **Feature**

- Logic operating voltage: 1.8V~5.5V
- LCD operating voltage (V<sub>LCD</sub>): 2.4V~6.0V
- External  $V_{\mbox{\tiny LCD}}$  pin to supply LCD operating voltage
- Internal 32kHz RC oscillator
- Bias: 1/2 or 1/3; Duty:1/4
- Internal LCD bias generation with voltage-follower buffers
- Integrated regulator to adjust LCD operating voltage: 3.0V, 3.2V, 3.3V, 3.4V, 4.4V, 4.5V, 4.6V, 5.0V
- · Integrated LED driver
- Support I<sup>2</sup>C or SPI 3-wire serial interface controlled by IFS pin
- Four selectable LCD frame frequencies: 64Hz or 85.3Hz or 128Hz or 170.6Hz
- 32×4 bits RAM for display data storage
- Max. 32×4 pixel: 32 segments and 4 commons
- Support two driver output mode segment/LED on SEG24~SEG31/LED7~LED0
- Versatile blinking modes: off, 0.5Hz, 1Hz, 2Hz
- · R/W address auto increment
- · Low power consumption
- Manufactured in silicon gate CMOS process
- Package types: 44LQFP

## **Applications**

- Leisure products
- · Games
- · Telephone display
- · Audio combo display
- · Video player display
- · Kitchen appliance display
- Measurement equipment display
- · Household appliance
- · Consumer electronics


## **General Description**

The HT16L21 device is a memory mapping and multi-function LCD controller/driver. The display segments of the device are 128 patterns (32 segments and 4 commons) display. It can also support LED drive outputs on certain Segment pins. The software configuration feature of the HT16L21 device makes it suitable for multiple LCD applications including LCD modules and display subsystems. The HT16L21 device communicates with most microprocessors/microcontrollers via a two-wire bidirectional I<sup>2</sup>C or a three-wire SPI interface.


Rev. 1.10 1 December 27, 2011



## **Block Diagram**



## **Pin Assignment**






# **Pin Description**

Pin Name	Туре	Description
SDA/DIO	I/O	<ul> <li>Serial data input/output pin</li> <li>Serial data (SDA) input/output for 2-wire I<sup>2</sup>C interface is an NMOS open drain structure.</li> <li>Serial data (DIO) input/output for 3-wire SPI interface is a CMOS input/output structure.</li> </ul>
SCL/CLK	ı	Serial clock input pin  • Serial data (SCL) is clock input for 2-wire I <sup>2</sup> C interface.  • Serial data (CLK) is clock input for 3-wire SPI interface
CSB	I	Chip select pin This pin is available for 3-wire SPI interface and not used for I <sup>2</sup> C interface.
IFS	ı	Communication interface select pin This pin is used to select the communication interface. When this pin is connected to $V_{\text{DD}}$ , the device communicates with MCU or microprocessors via a 2-wire $I^2$ C interface. When this pin is connected to $V_{\text{SS}}$ , the device communicates with MCU or microprocessors using a 3-wire SPI interface.
COM0~COM3	0	LCD common outputs
SEG0~SEG23	0	LCD segment outputs
SEG24/LED7~SEG31/LED0	0	LCD segment/LED multiplexed driver outputs
RSTB	ı	Reset input pin  1. This pin is used to initialize all the internal registers and the commands pin.  2. If use internal power on reset circuit only, the RSTB pin must be connected to V <sub>DD</sub> .
VDD	_	Positive power supply
VSS	_	Negative power supply, ground.
VLCD	_	LCD power supply pin

# **Approximate Internal Connections**



Rev. 1.10 3 December 27, 2011



## **Absolute Maximum Ratings**


Supply voltage $V_{SS}$ -0.3V to	V <sub>SS</sub> +6.6V
Input voltage $V_{SS}$ -0.3V to	$V_{DD}+0.3V$
LED driver output current (total)	88m A

Storage temperature ......-55°C to +150°C Operating temperature ....-40°C to +85°C


Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

# **Timing Diagrams**

## I<sup>2</sup>C Timing




## **SPI Timing**



Rev. 1.10 4 December 27, 2011



## **Reset Timing**



Note: 1. If the conditions of reset timing are not satisfied in power ON/OFF sequence, the internal power on reset (POR) circuit will not operate normally.

- 2. If the  $V_{\rm DD}$  drops lower than the minimum operating voltage during operating, the conditions of power on reset timing must also be satisfied. That is the  $V_{\rm DD}$  drop to 0.9V and keep at 0.9V for 10ms (min.) before rising to the normal operating voltage.
- 3. Data transfers on the I<sup>2</sup>C interface or SPI 3-wire serial interface should at least be delayed for 1ms after the power-on sequence to ensure that the reset operation is complete.

## **D.C. Characteristics**

 $V_{SS}=0V$ ;  $V_{DD}=1.8V$  to 5.5V;  $Ta=-40\sim85^{\circ}C$ 

Cumb - I	Dorometer		Test Condition		T	May	Unit
Symbol	Parameter	<b>V</b> <sub>DD</sub>	Condition	Min.	Тур.	Max.	Unit
$V_{DD}$	Operating Voltage	_	_	1.8	_	5.5	V
V <sub>LCD</sub>	LCD Operating Voltage	_	_	2.4	_	6.0	V
V <sub>IH</sub>	Input High Voltage	_	CSB, CLK, DIO, RSTB	0.7V <sub>DD</sub>	_	V <sub>DD</sub>	V
V <sub>IL</sub>	Input Low Voltage	_	CSB, CLK, DIO, RSTB	0	_	0.3V <sub>DD</sub>	V
I <sub>IL</sub>	Input Leakage Current	_	V <sub>IN</sub> =V <sub>SS</sub> or V <sub>DD</sub>	-1	_	1	μΑ
		2.0V		-2	_	_	mA
I <sub>OH</sub>	High Level Output Current	3.3V	V <sub>OH</sub> =0.9V <sub>DD</sub> for DIO pin	-6	_	_	mA
	Ourient	5.0V		-12	_	_	mA
		2.0V		3	_	_	mA
I <sub>OL</sub>	Low Level Output Current	3.3V	V <sub>OL</sub> =0.4V for SDA/DIO pin	6	_	_	mA
	Current	5.0V		9	_	_	mA
		2.0V	No load, f <sub>LCD</sub> =64Hz, 1/3bias, LCD	_	1	2.5	μA
I <sub>DD</sub>	Operating Current	3.3V	display on, Internal system oscillator on,	_	2	5	μΑ
		5.0V	VLCD pin input voltage=5V, disable integrated regulator	_	4	10	μΑ
I <sub>LCD1</sub>	Operating Current	2.0V	No load, f <sub>LCD</sub> =64Hz, 1/3bias, LCD display on, Internal system oscillator on, VLCD pin input voltage=5V, disable integrated regulator	_	25	40	μΑ
I <sub>LCD2</sub>	Operating Current	2.0V	No load, f <sub>LCD</sub> =64Hz, 1/3bias, LCD display on, Internal system oscillator on, VLCD pin input voltage=5.5V, regulator output is set to 5V	_	30	52	μА
1	Standby Current for V <sub>DD</sub>	3.3V	No load, 1/3bias, LCD display off, internal system oscillator off	_	_	1	μΑ
I <sub>STB1</sub>	Standby Current for V <sub>DD</sub>	5.0V	VLCD pin input voltage =5V, disable integrated regulator	_	_	2	μΑ

Rev. 1.10 5 December 27, 2011



Cumb - I	ymbol Parameter		Test Condition	Min.	Tim	Max.	Unit
Symbol	Parameter	<b>V</b> <sub>DD</sub>	Condition	Wiin.	Тур.	wax.	Unit
	Standby Current for	3.3V	No load, 1/3bias, LCD display off, internal system oscillator off	_	_	1	μA
I <sub>STB2</sub>	V <sub>LCD</sub>	5.0V	VLCD pin input voltage =5V, disable integrated regulator	_	_	2	μA
V	Dogulator Output		VLCD pin input voltage=5.5V, regulator output is set to 4.5V, Ta=-40°C~85°C	4.35	4.5	4.65	V
$V_{reg}$	Regulator Output	_	VLCD pin input voltage=5.5V, regulator output is set to 4.5V, Ta=25°C	4.42	4.5	4.58	V
	LCD Common Sink		V <sub>LCD</sub> =3.3V, V <sub>OL</sub> =0.33V, disable integrated regulator	250	400	_	μA
I <sub>OL1</sub>	Current Current		V <sub>LCD</sub> =5V, V <sub>OL</sub> =0.5V, disable integrated regulator	500	800	_	μA
	LCD Common Source		V <sub>LCD</sub> =3.3V, V <sub>OH</sub> =2.97V, disable integrated regulator	-140	-230	_	μA
I <sub>OH1</sub>	Current	_	V <sub>LCD</sub> =5V, V <sub>OH</sub> =4.5V, disable integrated regulator	-300	-500	_	μA
	LCD Segment Sink		V <sub>LCD</sub> =3.3V, V <sub>OL</sub> =0.33V, disable integrated regulator	250	400	_	μA
I <sub>OL2</sub>	Current	_	V <sub>LCD</sub> =5V, V <sub>OL</sub> =0.5V, disable integrated regulator	500	800	_	μA
	LCD Segment Source		V <sub>LCD</sub> =3.3V, V <sub>OH</sub> =2.97V, disable integrated regulator	-140	-230	_	μA
I <sub>OH2</sub> Current		_	V <sub>LCD</sub> =5V, V <sub>OH</sub> =4.5V, disable integrated regulator	-300	-500	_	μA
			V <sub>LCD</sub> =3.3V, V <sub>OL</sub> =1V, when SP1 bit is set to "1"	10	_	_	mA
I <sub>OL3</sub>	LED Sink Current	_	V <sub>LCD</sub> =5.0V, V <sub>OL</sub> =2V, when SP1 bit is set to "1"	20	_	_	mA

Note: 1. Please use the integrated regulator when the regulator output voltage is less than  $(V_{\text{LCD}}-0.5V)$ .

Rev. 1.10 6 December 27, 2011

 $<sup>2. \</sup> If \ 8 \ LEDs \ turn \ on \ at the same time, total \ current \ of \ LED \ drivers \ can \ not \ be \ allowed \ more \ than \ 80mA.$ 



# A.C. Characteristics

Unless otherwise specified,  $V_{DD}$  =1.8 to 5.5V;  $V_{SS}$  = 0 V; Ta =-40~85°C

Coursells and	Domonoston		Test C	ondition	Min	T	May	Unit	
Symbol	Parameter	<b>V</b> <sub>DD</sub>	(	Condition	Min.	Тур.	Max.	Unit	
				Frame frequency is set to 64Hz	57.6	64	70.4		
f <sub>LCD1</sub>			Ta=25°C,	Frame frequency is set to 85.3Hz	76	85.3	94.0	Hz	
LCD1		_	V <sub>DD</sub> =3.3V	Frame frequency is set to 128Hz	115.2	128	140.8		
				Frame frequency is set to170.6Hz	152	170.6	188.0		
				Frame frequency is set to 64Hz	51.2	64	83.0		
f <sub>LCD2</sub>	LCD Frame Frequency		Ta=-40~85°C,	Frame frequency is set to 85.3Hz	68	85.3	111	Hz	
LCD2	LCD Frame Frequency		V <sub>DD</sub> =2.5~5.5V	Frame frequency is set to 128Hz	102.4	128	166	Hz	
				Frame frequency is set to170.6Hz	136	170.6	222		
			Ta=-40~85°C V <sub>DD</sub> =1.8~2.5V	Frame frequency is set to 64Hz	45.0	_	64	– Hz	
,				Frame frequency is set to 85.3Hz	59.0	_	85.3		
f <sub>LCD3</sub>		_		Frame frequency is set to 128Hz	90.0	_	128		
				Frame frequency is set to170.6Hz	118.0	_	170.6	- i	
t <sub>SR</sub>	V <sub>DD</sub> Slew Rate	3.3 5.0		_	0.05	_	_	V/ms	
t <sub>POF</sub>	V <sub>DD</sub> Off Times	3.3	V <sub>DD</sub> drop down t	o 0.9V	10	_	_	ms	
		3.3	When RSTB sig	nal is externally input					
	RSTB Input Time		from a microcor		250	_	_	ns	
t <sub>rson</sub>			R=100kΩ and C (see application	_	100	_	ms		
t <sub>RW</sub>	RSTB Pulse Width	3.3 5.0	When RSTB sig	400	_	_	ns		
t <sub>RSOFF</sub>	Wait Time for Data Transfers	3.3	2-wire I <sup>2</sup> C or 3-w		1	_	_	ms	

Note:  $f_{LCD} = 1/t_{LCD}$ 

Rev. 1.10 7 December 27, 2011



# A.C. Characteristics – I<sup>2</sup>C Interface

Unless otherwise specified,  $V_{SS}$ =0V;  $V_{DD}$ =1.8V to 5.5V; Ta=-40~85°C

Comple at	Domonoston	Condition	V <sub>DD</sub> =1.8\	/ to 5.5V	V <sub>DD</sub> =3.0\	/ to 5.5V	Unit
Symbol	Parameter	Condition	Min. Max.		Min.	Max.	Unit
f <sub>SCL</sub>	Clock Frequency	_	_	100	_	400	kHz
t <sub>BUF</sub>	Bus Free Time	Time in which the bus must be free before a new transmission can start	4.7	_	1.3	_	μs
t <sub>HD: STA</sub>	Start Condition Hold Time	After this period, the first clock pulse is generated	4	_	0.6	_	μs
t <sub>LOW</sub>	SCL Low Time	_	4.7	_	1.3	_	μs
t <sub>HIGH</sub>	SCL High Time	_	4	_	0.6	_	μs
t <sub>SU: STA</sub>	Start Condition Setup Time	Only relevant for repeated START condition	4.7	_	0.6	_	μs
t <sub>HD: DAT</sub>	Data Hold Time	_	0	_	0	_	ns
t <sub>SU: DAT</sub>	Data Setup Time	_	250	_	100	_	ns
t <sub>R</sub>	SDA and SCL Rise Time	Note	_	1	_	0.3	μs
t <sub>F</sub>	SDA and SCL Fall Time	Note	_	0.3	_	0.3	μs
t <sub>SU: STO</sub>	Stop Condition Set-Up Time	_	4	_	0.6	_	μs
t <sub>AA</sub>	Output Valid from Clock	_	-	3.5	_	0.9	μs
t <sub>SP</sub>	Input Filter Time Constant (SDA and SCL pins)	Noise suppression time	_	20	_	20	ns

Note: These parameters are periodically sampled but not 100% tested.

## A.C. Characteristics - SPI Interface

Unless otherwise specified,  $V_{SS}$ =0V;  $V_{DD}$ =1.8V to 5.5V; Ta=-40~85°C


Cumbal	Donomotor		Test (	Condition	Min.	Tim	May	I Imit
Symbol	Parameter	V <sub>DD</sub>		Condition		Тур.	Max.	Unit
	0, 10, 17		For write da	ata	250	_	_	ns
t <sub>SYS</sub>	Clock Cycle Time	_	For read da	ata	1000	_	_	ns
	Clock Dulco Width	_	For write da	ata	50	_	_	ns
t <sub>CW</sub>	Clock Pulse Width	_	For read da	ata	400	_	_	ns
t <sub>DS</sub>	Data Setup Time	_	For write data		50	_	_	ns
t <sub>DH</sub>	Data Hold Time	_	For write data		50	_	_	ns
t <sub>csw</sub>	"H" CSB Pulse Width	_		_	50	_	_	ns
	CSB Setup Time		For write da	ata	50	_	_	ns
t <sub>CSL</sub>	(CSB↓—CLK↑)	_	For read data		400	_	_	ns
t <sub>CSH</sub>	CS Hold Time (CLK↑—CSB↑)	_	_		2	_	_	μs
t <sub>PD</sub>	DATA Output Delay Time (CLK—DIO)	_	C <sub>o</sub> =15pF	t <sub>PD</sub> =10% to 90% t <sub>PD</sub> =90% to 10%	_	_	350	ns

Rev. 1.10 8 December 27, 2011




## Characteristics Curves – f<sub>LCD</sub> vs. V<sub>DD</sub> vs. Temperature

## LCD Frame Frequency $f_{\text{LCD}}$ is Set to 64Hz



## LCD Frame Frequency f<sub>LCD</sub> is Set to 128Hz




## **Functional Description**

#### **Power-On Reset**


When the power is applied, the device is initialized by an internal power-on reset circuit. The status of the internal circuits after initialization is as follows:

- All common outputs are set to  $V_{\text{LCD}}$
- All segment outputs are set to  $V_{\mbox{\tiny LCD}}$ .
- The 1/3 bias drive mode is selected.
- The system oscillator and the LCD bias generator are off state.
- · LCD display is off state.
- Integrated regulator is disabled.
- Internal voltage adjustment function is enabled.
- The segment/LED shared pins are set as the segment pins.
- Frame frequency is set to 64Hz.
- · Blinking function is switched off.

## LCD Frame Frequency $f_{\text{LCD}}$ is Set to 85.3Hz



## LCD Frame Frequency f<sub>LCD</sub> is Set to 170.6Hz



#### **Reset Function**

When the RSTB pin is pulled to a low level, a reset operation is executed and it will initialize all functions. The status of the internal circuits after initialization is as follows:

- All common outputs are set to  $V_{\text{LCD}}$
- All segment outputs are set to  $V_{\text{LCD}}$ .
- The 1/3 bias drive mode is selected.
- The system oscillator and the LCD bias generator are off state.
- LCD display is off state.
- · Integrated regulator is disabled.
- The segment/LED shared pin is set as the segment pin.
- Frame frequency is set to 64Hz.
- Blinking function is switched off.

Rev. 1.10 9 December 27, 2011



#### **Display Memory - RAM Structure**

The display RAM is static 32×4-bits RAM which stores the LCD data. Logic "1" in the RAM bit-map indicates the "on" state of the corresponding LCD segment; similarly, logic 0 indicates the "off" state.

The contents of the RAM data are directly mapped to the LCD data. The first RAM column corresponds to the segments operated with respect to COM0. In multiplexed LCD applications the segment data of the second, third and fourth column of the display RAM are time-multiplexed with COM1, COM2 and COM3

respectively. The following diagram is a data transfer format for I<sup>2</sup>C or SPI interface.

	MSB							LSB
LCD	D7	D6	D5	D4	D3	D2	D1	D0
LED	LED7	LED6	LED5	LED4	LED3	LED2	LED1	LED0

LCD Display or LED output data transfer format for I<sup>2</sup>C or SPI interface

#### 32×4 Display Mode

When the SP1 bit is set to "0" and the SP0 bit is set to "0" or "1", the drive mode is selected as 32 segments by 4 commons. This drive mode is also the default setting after a reset.

Output	сомз	COM2	COM1	СОМО	Output	СОМЗ	COM2	СОМ1	СОМО	Address
SEG1	_	_	_	_	SEG0	_	_	_	_	00H
SEG3	_	_	_	_	SEG2	_	_	_	_	01H
SEG5	_	_	_	_	SEG4	_	_	_	_	02H
<b>↓</b>	$\downarrow$	<b>↓</b>	$\downarrow$	<b>↓</b>	↓	$\downarrow$	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>
SEG31	_	_	_	_	SEG30	_	_	_	_	0FH
_	D7	D6	D5	D4	_	D3	D2	D1	D0	Data

RAM mapping of 32×4 display mode

#### 28×4 Display Mode

When the SP1 bit is set to "1" and the SP0 bit is set to "0", the drive mode is selected as 28 segments by 4 commons together with 4 LED driving outputs.

				T	T		T	1	1	1
Output	COM3	COM2	COM1	COM0	Output	COM3	COM2	COM1	COM0	Address
SEG1	_	_	_	_	SEG0	_	_	_	_	00H
SEG3	_	_	_	_	SEG2	_	_	_	_	01H
SEG5	_	_	_	_	SEG4	_	_	_	_	02H
<b></b>	$\downarrow$	↓	<b>\</b>	↓	↓	↓	↓	↓	↓	<b>1</b>
SEG27	_	_	_	_	SEG26	_	_	_	_	0DH
_	D7	D6	D5	D4	_	D3	D2	D1	D0	Data

RAM mapping of 28×4 display mode

#### 24×4 Display Mode

When the SP1 bit is set to "1" and the SP0 bit is set to "1", the drive mode is selected as 24 segments by 4 commons together with 8 LED driving outputs.

Output	сомз	COM2	COM1	сомо	Output	сомз	COM2	COM1	СОМО	Address
SEG1	_	_	_	_	SEG0	_	_	_	_	00H
SEG3	_	_	_	_	SEG2	_	_	_	_	01H
SEG5	_	_	_	_	SEG4	_	_	_	_	02H
<b>\</b>	ļ	<b>↓</b>	<b>\</b>	<b>\</b>	<b>\</b>	<b>↓</b>	<b>1</b>	<b>\</b>	<b>\</b>	<b>+</b>
SEG23	_	_	_	_	SEG22	_	_	_	_	0BH
_	D7	D6	D5	D4	_	D3	D2	D1	D0	Data

RAM mapping of 24×4 display mode

Rev. 1.10 10 December 27, 2011



## **System Oscillator**

The timing for the internal logic and the LCD drive signals are generated by an internal oscillator. The System Clock frequency  $(f_{SYS})$  determines the LCD frame frequency. During initial system power on the System Oscillator will be in the stop state.

#### **LCD Bias Generator**


The LCD supply power can come from the external VLCD pin or the internal regulator output voltage determined using the Internal Voltage Adjustment (IVA) setting command. The device provides an

external VLCD pin and also integrates an internal regulator. The LCD voltage may be temperature compensated externally through the Voltage supply to the VLCD pin. The internal regulator can also provide the LCD operating voltage. Therefore, the full-scale LCD voltage ( $V_{\text{OP}}$ ) is obtained from ( $V_{\text{LCD}}$ – $V_{\text{SS}}$ ) or ( $V_{\text{reg}}$ – $V_{\text{SS}}$ ).

Fractional LCD biasing voltages, known as 1/2 or 1/3 bias voltage, are obtained from an internal voltage divider of four series resistors connected between  $V_{\rm LCD}$  and  $V_{\rm SS}$ . The centre resistor can be **switched out of circuits** to provide a 1/2 bias voltage level configuration.

#### **LCD Drive Mode Waveforms**

• When the LCD drive mode is selected as 1/4 duty and 1/2 bias, the waveform and LCD display is shown as follows:




Waveforms for 1/4 duty drive mode with 1/2 bias ( $V_{\text{OP}}=V_{\text{LCD}}-V_{\text{SS}}$ )

Note:  $t_{LCD} = 1/f_{LCD}$ 

Rev. 1.10 11 December 27, 2011



• When the LCD drive mode is selected as 1/4 duty and 1/3 bias, the waveform and LCD display is shown as follows:



Waveforms for 1/4 duty drive mode with 1/2 bias ( $V_{\text{OP}}=V_{\text{LCD}}-V_{\text{SS}}$ )

Note:  $t_{LCD} = 1/f_{LCD}$ 

Rev. 1.10 December 27, 2011



#### **Segment Driver Outputs**

The LCD drive section includes 32 segment outputs SEG0~SEG31 or 24 segment outputs SEG0~SEG23 which should be connected directly to the LCD panel. The segment output signals are generated in accordance with the multiplexed LED signals and with the data resident in the display latch. The unused segment outputs should be left open-circuit when less than 32 or 24 segment outputs are required.

#### **Column Driver Outputs**

The LCD drive section includes 4 column outputs COM0~COM3 which should be connected directly to the LCD panel. The column output signals are generated in accordance with the selected LCD drive mode. The unused column outputs should be left open-circuit if less than 4 column outputs are required.

#### **Address Pointer**

The addressing mechanism for the display RAM is implemented using the address pointer. This allows the loading of an individual display data byte, or a series of display data bytes, into any location of the display RAM. The sequence commences with the initialization of the address pointer by the Display Data Input command.

## **Blinking Function**

The device contains versatile blinking capabilities. The whole display can be blinked at frequencies selected by the Blinking Frequency command. The blinking frequency is a subdivided ratio of the system frequency. The ratio between the system oscillator and blinking frequencies depends on the blinking mode in which the device is operating, as shown in the following table:

Blinking Mode	Blinking Frequency (Hz)					
0	Blink off					
1	2					
2	1					
3	0.5					

#### **Frame Frequency**

The device provides four frame frequencies selected with Frame Frequency command known as 64Hz, 85.3Hz, 128Hz and 170.6Hz respectively.

#### **LED Function**

The LED pins are NMOS-structured output pins. The Data for the LED output is contained in the LED output setting command, starting from the most significant bit. When a written data bit for a LED pin is set to 1, the corresponding driving LED lights up while the LED is switched off when the written data bit is 0. The LED pins are pin-shared with the LCD segment pins and can be selected using the SP1 and SP0 bits in the Drive Mode command.


#### I<sup>2</sup>C Serial Interface

## I<sup>2</sup>C Operation

The device supports  $I^2C$  serial interface. The  $I^2C$  bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line, SDA, and a serial clock line, SCL. Both lines are connected to the positive supply via pull-up resistors with a typical value of  $4.7K\Omega$ . When the bus is free, both lines are high. Devices connected to the bus must have open-drain or open-collector outputs to implement a wired-or function. Data transfer is initiated only when the bus is not busy.

#### **Data Validity**


The data on the SDA line must be stable during the high period of the serial clock. The high or low state of the data line can only change when the clock signal on the SCL line is Low as shown in the diagram.






#### **START and STOP Conditions**

- A high to low transition on the SDA line while SCL is high defines a START condition.
- A low to high transition on the SDA line while SCL is high defines a STOP condition.
- START and STOP conditions are always generated by the master. The bus is considered to be busy after the START condition. The bus is considered to be free again a certain time after the STOP condition.
- The bus stays busy if a repeated START (Sr) is generated instead of a STOP condition. In some respects, the START(S) and repeated START (Sr) conditions are functionally identical.




## **Byte Format**

Every byte put on the SDA line must be 8-bit long. The number of bytes that can be transmitted per transfer is unrestricted. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit, MSB, first.



#### **Acknowledge**

- Each bytes of eight bits is followed by one acknowledge bit. This Acknowledge bit is a low level placed on the bus by the receiver. The master generates an extra acknowledge related clock pulse.
- A slave receiver which is addressed must generate an Acknowledge, ACK, after the reception of each byte.
- The device that acknowledges must pull down the SDA line during the acknowledge clock pulse so that it remains stable low during the high period of this clock pulse.
- A master receiver must signal an end of data to the slave by generating a not-acknowledge, NACK, bit on the
  last byte that has been clocked out of the slave. In this case, the master receiver must leave the data line high
  during the 9<sup>th</sup> pulse to not acknowledge. The master will generate a STOP or repeated START condition.



Rev. 1.10 14 December 27, 2011



## Slave Addressing

- The slave address byte is the first byte received following the START condition form the master device. The first seven bits of the first byte make up the slave address. The eighth bit defines a read or write operation to be performed. When the R/W bit is "1", then a read operation is selected. A "0" selects a write operation.
- The HT16L21 device address bits are "0111000". When an address byte is sent, the device compares the first seven bits after the START condition. If they match, the device outputs an Acknowledge on the SDA line.




## I<sup>2</sup>C Interface Write Operation

#### **Byte Write Operation**

## • Single Command Type

A Single Command write operation requires a START condition, a slave address with an  $R/\overline{W}$  bit, a command byte and a STOP condition for a single command write operation.



I<sup>2</sup>C Single Command Type Write Operation

## • Compound Command Type


A Compound Command write operation requires a START condition, a slave address with an  $R/\overline{W}$  bit, a command byte, a command setting byte and a STOP condition for a compound command write operation.



I<sup>2</sup>C Compound Command Type Write Operation

#### · Display RAM Single Data Byte

A display RAM data byte write operation requires a START condition, a slave address with an  $R/\overline{W}$  bit, a display data input command byte, a valid Register Address byte, a Data byte and a STOP condition.



I<sup>2</sup>C Display RAM Single Data Byte Write Operation

Rev. 1.10 15 December 27, 2011



#### **Display RAM Page Write Operation**

After a START condition the slave address with the  $R/\overline{W}$  bit is placed on the bus followed with a display data input command byte and the specified display RAM Register Address of which the contents are written to the internal address pointer. The data to be written to the memory will be transmitted next and then the internal address pointer will be incremented by 1 to indicate the next memory address location after the reception of an acknowledge clock pulse. After the internal address point reaches the maximum memory address, the address pointer will be reset to 00H.


The maximum memory address is show as below.

SP1	SP0	Maximum Memory Address
0	Х	0FH
1	0	0DH
1	1	0BH


## I<sup>2</sup>C Interface Display RAM Read Operation

In this mode, the master reads the HT16L21 data after setting the slave address. Following the  $R/\overline{W}$ bit (="0") is an acknowledge bit, a command byte and the register address byte which is written to the internal address pointer. After the start address of the Read Operation has been configured, another START condition and the slave address transferred on the bus followed by the  $R/\overline{W}$  bit (="1"). Then the MSB of the data which was addressed is transmitted first on the I<sup>2</sup>C bus. The address pointer is only incremented by 1 after the reception of an acknowledge clock. That means that if the device is configured to transmit the data at the address of  $A_{N+1}$ , the master will read and acknowledge the transferred new data byte and the address pointer is incremented to  $A_{N+2}$ . After the internal address pointer reaches the maximum memory address, the address pointer will be reset to 00H.

This cycle of reading consecutive addresses will continue until the master sends a STOP condition.



I<sup>2</sup>C Interface N Bytes Display RAM Data Write Operation



I<sup>2</sup>C Interface N Bytes Display RAM Data Read Operation

Rev. 1.10 16 December 27, 2011



## **SPI Serial Interface**

## **SPI Operation**

The device also includes a 3-wire SPI serial interface. The SPI operations are described as follows:

- The CSB pin is used to activate the data transfer.
   When the CSB pin is at a high level, the SPI
   operation will be reset and stopped. If the CSB pin
   changes state from high to low, data transmission
   will start.
- The data is transferred from the MSB of each byte and is shifted into the shift register on each CLK rising edge.
- The input data is automatically latched into the internal register for each 8-bit input data after the CSB signal goes low.
- For read operations, the MCU should assert a high pulse on the CSB pin to change the data transfer direction from input mode to output mode on the DIO pin after sending the command byte and the setting values. If the MCU sets the CSB signal to a high level again after receiving the output data, the data direction on the DIO pin will be changed into input mode and the read operation will end.
- For a read operation, the data is output on the DIO pin at the CLK falling edge.
- For display RAM data read/write operations using the SPI interface, the read/write control bit is contained in the Display Data Input Command. Refer to the Display Data Input Command description for more details.

#### **SPI Interface Write Operation**

#### **Byte Write Operation**

## Single Command Type


A Single Command write operation is activated by the CSB signal going low. The 8-bit command byte is shifted from the MSB into the shift register at each CLK rising edge.

#### Compound Command Type


For a compound command, an 8-bit command byte is first shifted into the shift register followed by an 8-bit command setting. Note that the CLK high pulse width, after the command byte has been shifted in, must remain at this level for at least 2µs after which the command setting data can be consecutively shifted in.

#### · Display RAM Single Data Byte


The display RAM single data write operation consists of a display data input (write) command, a register address and a write data byte.



**SPI Single Command Type Write Operation** 



**SPI Compound Command Type Write Operation** 



SPI Display RAM Single Data Byte Write Operation

Rev. 1.10 17 December 27, 2011




## **Display RAM Page Write Operation**

The display RAM Page write operation consists of a display data write command, a register address of which the contents are written to the internal address pointer followed by N bytes of written data. The data to be written to the memory will be transmitted next and then the internal address pointer will be automatically incremented by 1 to indicate the next memory address location. After the internal address point reaches the maximum memory address, the address pointer will be reset to 00H.

The maximum memory address is show as below.

SP1	SP0	Maximum Memory Address
0	Х	0FH
1	0	0DH
1	1	0BH



SPI Interface N Bytes Display RAM Data Write Operation

Rev. 1.10 18 December 27, 2011




#### **SPI Interface Display RAM Read Operation**

In this mode, the master reads the device data after sending the Display Data Input command when the CSB pin changes state from high to low. Following the read/write control bit, which is contained in the Display Data Input command, is the register address byte which is written to the internal address pointer. After the start address of the Read Operation has been configured, another CSB high pulse is placed on the bus and then the MSB of the data which was addressed is transmitted first on the SPI bus. The address pointer is only incremented by 1 after the

reception of each data byte. That means that if the device is configured to transmit the data at the address of  $A_{\rm N+1}$ , the master will read the transferred data byte and the address pointer is incremented to  $A_{\rm N+2}$ . After the internal address pointer reaches the maximum memory address, the address pointer will be reset to 00H.

This cycle of reading consecutive addresses will continue until the master pulls the CSB line to a high level to terminate the data transfer.



SPI Interface N Bytes Display RAM Data Read Operation

Rev. 1.10 19 December 27, 2011



## **Command Summary**

#### **Software Reset Command**

This command is used to initialize the HT16L21 device.

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
Soft Reset Command	1 <sup>st</sup>	1	0	1	0	1	0	1	0	_	W	_

#### Note:

- When this software reset command is executed, all the command registers are initialized to the default values.
- After the reset command is executed, the device will experience an internal initialization for 1ms.
- Normal operation can be executed after the device initialization is complete.
- During the initialization period, no commands can be executed.
- If the programmed command is not defined, the function will not be affected.

The status of the internal circuits after initialization is as follows:

- All segment/common outputs are set to V<sub>LCD</sub>.
- The 1/3 bias drive mode is selected.
- The system oscillator and the LCD bias generator are in an off state.
- The LCD display is in an off state and the integrated regulator is disabled.
- The segment/LED shared pin is setup as a segment pin.
- The frame frequency is set to 64Hz.
- The blinking function is switched off.

#### **Drive Mode Command**

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
Drive mode setting command	1 <sup>st</sup>	1	0	0	0	0	0	1	0	_	W	_
Duty, Bias and pin-shared setting	2 <sup>nd</sup>	Х	Х	SP1	SP0	Х	Х	Х	Bias	_	W	00H

#### Note:

Bit0	Bias
0	1/3 bias
1	1/2 bias

SP1	SP0	Segment/LED shared pin selected							
SPI	SPU	Segment 28~31/LED3~0	Segment 24~27/LED7~4						
0	Х	Set as segment pins	Set as segment pins						
1	0	Set as LED pins	Set as segment pins						
1	1	Set as LED pins	Set as LED pins						

- Power on status: The 1/3 bias drive mode is selected and also the segment output pins are selected.
- $\bullet$  If the programmed command is not defined, the function will not be affected.

Rev. 1.10 20 December 27, 2011



## **Display Data Input Command**

This command sends data from MCU to the memory MAP of the HT16L21 device.

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
Display Data		1	0	0	0	0	0	0	0	Write operation	W	_
Input/output Command	1 <sup>st</sup>	1	0	0	0	0	0	0	1	Read operation for 3-wire SPI interface used only.	R	_
Address pointer	2 <sup>nd</sup>	Х	Х	Х	Х	A3	A2	A1	A0	Display data start address of memory map	W	00H

#### Note:

SP1	SP0	Maximum Memory Address
0	Х	0FH
1	0	0DH
1	1	0BH

- Power on status: The address is set to 00H.
- If the programmed command is not defined, the function will not be affected.

## **System Mode Command**

This command controls the internal system oscillator on/off and display on/off.

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
System mode setting command	1 <sup>st</sup>	1	0	0	0	0	1	0	0	_	W	_
System oscillator and Display on/off Setting	2 <sup>nd</sup>	Х	Х	Х	Х	Х	Х	S	Е	_	W	00H

## Note:

В	it	Internal System Oscillator	I CD Diamley
S	E	Internal System Oscillator	LCD Display
0	Х	off	off
1	0	on	off
1	1	on	on

- Power on status: Display off and disable the internal system oscillator.
- If the programmed command is not defined, the function will not be affected.

Rev. 1.10 21 December 27, 2011



## **Frame Frequency Command**

This command selects the frame frequency.

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
Frame frequency command	1 <sup>st</sup>	1	0	0	0	0	1	1	0	_	W	_
Frame frequency setting	2 <sup>nd</sup>	Х	Х	Х	Х	Х	Х	F1	F0	_	W	02H

#### Note:

Bit [1:0]	Frome Fromuser					
F1, F0	Frame Frequency					
00	85.3Hz					
01	170.6Hz					
10	64Hz					
11	128Hz					

- Power on status: Frame frequency is set to 64Hz.
- If the programmed command is not defined, the function will not be affected.

## **Blinking Frequency Command**

This command defines the blinking frequency of the display modes.

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
Blinking frequency command	1 <sup>st</sup>	1	0	0	0	1	0	0	0	_	W	_
Blinking frequency setting	2 <sup>nd</sup>	Х	Χ	Χ	Х	Х	Χ	BK1	BK0	_	W	00H

## Note:

E	Bit	Blinking Francisco			
BK1	ВК0	Blinking Frequency			
0	0	Blinking off			
0	1	2Hz			
1	0	1Hz			
1	1	0.5Hz			

- Power on status: Blinking function is switched off.
- If the programmed command is not defined, the function will not be affected.

## **LED Output Command**

This command defines the blinking frequency of the display modes.

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
LED output command	1 <sup>st</sup>	1	0	0	0	1	1	0	0	_	W	_
LED output	and	Х	Х	Х	Х	LED3	LED2	LED1	LED0	When [SP1:SP0]=10 used	w	00Н
data		LED7	LED6	LED5	LED4	LED3	LED2	LED1	LED0	When [SP1:SP0]=11 used	VV	ООП

#### Note:

- The LED registers and latches are cleared after a new configuration is written into the SP1 and SP0 bits in the Drive Mode command.
- If the programmed command is not defined, the function will not be affected.

Rev. 1.10 22 December 27, 2011



## Internal Voltage Adjustment (IVA) Setting Command

The internal voltage  $(V_{\text{LCD}})$  adjustment can provide sixteen kinds of regulator voltage adjustment options by setting the LCD operating voltage adjustment command.

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
Internal voltage adjustment (IVA) Setting	1 <sup>st</sup>	1	0	0	0	1	0	1	0	_	W	_
Internal voltage adjust control	2 <sup>nd</sup>	x	x	x	VE	x	V2	V1	V0	<ul> <li>The "VE" bit is used to enable or disable the internal regulator adjustment for the LCD voltage.</li> <li>The V3~V0 bits can be used to adjust the V<sub>LCD</sub> voltage.</li> </ul>	W	00Н

## Note:

VE	Regulator Adjustment							
0	Off – bias voltage is supplied from VLCD pin							
1	On – bias voltage is supplied from the internal regulator							

V2	V1	V0	Regulator Output Voltage (V)
0	0	0	3.0V
0	0	1	3.2V
0	1	0	3.3V
0	1	1	3.4V
1	0	0	4.4V
1	0	1	4.5V
1	1	0	4.6V
1	1	1	5.0V
1	1	1	

- Power on status: Disable the internal regulator.
- When the V<sub>LCD</sub> voltage is lower than 3.5V, it is recommended to disable the internal regulator so that the V<sub>LCD</sub> voltage is directly connected to the internal bias voltage generator.
- Caution: Use the internal regulator when the "Regulator output voltage<V<sub>LCD</sub>-0.5V"
- If the programmed command is not defined, the function will not be affected.


Rev. 1.10 23 December 27, 2011




## **Operation Flow Chart**

Access procedures are illustrated below using flowcharts.

## Initialization



## **Display Data Read/Write (Address Setting)**



Rev. 1.10 24 December 27, 2011




# **Application Circuit**


I<sup>2</sup>C Interface

[SP1:SP0]=0x


• RSTB pin is connected to a MCU



RSTB pin is connected to external resistor and capacitor



• Use internal power on reset circuit only, the RSTB pin must be connected to  $V_{\tiny DD}$ 




Rev. 1.10 25 December 27, 2011




## [SP1:SP0]=10


• RSTB pin is connected to a MCU



· RSTB pin is connected to external resistor and capacitor



- Use internal power on reset circuit only, the RSTB pin must be connected to  $\mathbf{V}_{\mathtt{DD}}$ 




Rev. 1.10 26 December 27, 2011




## [SP1:SP0]=11


• RSTB pin is connected to a MCU



· RSTB pin is connected to external resistor and capacitor



- Use internal power on reset circuit only, the RSTB pin must be connected to  $\mathbf{V}_{\mathtt{DD}}$ 




Rev. 1.10 27 December 27, 2011




## **SPI Interface**

[SP1:SP0]=0x


RSTB pin is connected to a MCU



· RSTB pin is connected to external resistor and capacitor



- Use internal power on reset circuit only, the RSTB pin must be connected to  $\mathbf{V}_{\mathtt{DD}}$ 




Rev. 1.10 28 December 27, 2011




## [SP1:SP0]=10


• RSTB pin is connected to a MCU



· RSTB pin is connected to external resistor and capacitor



- Use internal power on reset circuit only, the RSTB pin must be connected to  $\mathbf{V}_{\mathtt{DD}}$ 




Rev. 1.10 29 December 27, 2011




## [SP1:SP0]=11


• RSTB pin is connected to a MCU



· RSTB pin is connected to external resistor and capacitor



- Use internal power on reset circuit only, the RSTB pin must be connected to  $\mathbf{V}_{\mathtt{DD}}$ 




Rev. 1.10 30 December 27, 2011



## **Package Information**

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the Holtek website (http://www.holtek.com.tw/english/literature/package.pdf) for the latest version of the package information.

## 44-pin LQFP (10mm×10mm) (FP2.0mm) Outline Dimensions



Symbol	Dimensions in inch								
Symbol	Min.	Nom.	Max.						
Α	0.469	_	0.476						
В	0.390	_	0.398						
С	0.469	_	0.476						
D	0.390	_	0.398						
E	_	0.031	_						
F	_	0.012	_						
G	0.053	_	0.057						
Н	_	_	0.063						
I	_	0.004	_						
J	0.018	_	0.030						
K	0.004	_	0.008						
α	0°	_	7°						

Symbol	Dimensions in mm								
Symbol	Min.	Nom.	Max.						
Α	11.90	_	12.10						
В	9.90	_	10.10						
С	11.90	_	12.10						
D	9.90	_	10.10						
E	_	0.80	_						
F	_	0.30	_						
G	1.35	_	1.45						
Н	_	_	1.60						
I	_	0.10	_						
J	0.45	_	0.75						
К	0.10	_	0.20						
α	0°	_	7°						

Rev. 1.10 31 December 27, 2011



#### Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan

Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

## Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan

Tel: 886-2-2655-7070 Fax: 886-2-2655-7373

Fax: 886-2-2655-7383 (International sales hotline)

#### Holtek Semiconductor (China) Inc. (Dongguan Sales Office)

Building No.10, Xinzhu Court, (No.1 Headquarters), 4 Cuizhu Road, Songshan Lake, Dongguan, China 523808

Tel: 86-769-2626-1300

Fax: 86-769-2626-1311, 86-769-2626-1322

#### Holtek Semiconductor (USA), Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538, USA

Tel: 1-510-252-9880 Fax: 1-510-252-9885 http://www.holtek.com

#### Copyright<sup>®</sup> 2011 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.

Rev. 1.10 32 December 27, 2011