

MPLAB® XC8 PIC Assembler User's Guide for Embedded Engineers

Notice to Customers

All documentation becomes dated and this manual is no exception. Microchip tools and documentation are constantly evolving to meet customer needs, so some actual dialogs and/or tool descriptions can differ from those in this document. Please refer to our web site (https://www.microchip.com) to obtain the latest documentation available.

Documents are identified with a "DS" number. This number is located on the bottom of each page, in front of the page number. The numbering convention for the DS number is "DSXXXXXA," where "XXXXX" is the document number and "A" is the revision level of the document.

For the most up-to-date information on development tools, see the MPLAB® IDE online help. Select the Help menu, and then Topics to open a list of available online help files.



Table of Contents

1.	Prefa	ace	4
	Notic	ce to Customers	1
	1.1.	Conventions Used in This Guide	4
	1.2.	Recommended Reading	5
	1.3.	Document Revision History	5
2.	Intro	duction	6
3.	A Ba	sic Example For PIC18 Devices	7
	3.1.	Comments	8
	3.2.	Configuration Bits	8
	3.3.	Include Files	9
	3.4.	Commonly Used Directives	g
	3.5.	Predefined Psects	10
	3.6.	User-defined Psects for PIC18 Devices	10
	3.7.	Building the Example	11
4.	A Ba	isic Example For Mid-range Devices	14
	4.1.	Assembler Macros	
	4.2.	User-defined Psects for Mid-range and Baseline Devices	
	4.3.	Working with Data Banks	
	4.4.	Building the Example	17
5.	Multi	iple Source Files, Paging and Linear Memory Example	19
	5.1.	Multiple Source Files and Shared Access	
	5.2.	Psect Concatenation And Paging	
	5.3.	Linear Memory	
	5.4.	Building the Example	
6.	Com	piled Stack Example	25
٠.	6.1.	Compiled Stack Directives	
	6.2.	Compiler Stack Allocation	
	6.3.	Building the Example	
7.	Inter	rupts and Bits Example For Mid-range Devices	30
• •	7.1.	Interrupt Code (Mid-range)	
	7.1. 7.2.	Defining And Using Bits	
	7.2.	Manual Context Switch	
	7.3. 7.4.	Building the Example	
8.	Inter	rupts and Bits Example For PIC18 Devices	
٥.	8.1.	Interrupt Code (PIC18)	
	8.2.	Defining And Using Bits	
	8.3.	Building the Example	
Th	e Micro	ochip Website	41
Pro	duct (Change Notification Service	41

Customer Support	41
Product Identification System	42
Microchip Devices Code Protection Feature	42
Legal Notice	43
Trademarks	43
Quality Management System	43
Worldwide Sales and Service	44

1. Preface

1.1 Conventions Used in This Guide

The following conventions may appear in this documentation:

Table 1-1. Documentation Conventions

Description	Represents	Examples		
Arial font:				
Italic characters	Referenced books	MPLAB [®] IDE User's Guide		
	Emphasized text	is the <i>only</i> compiler		
Initial caps	A window	the Output window		
	A dialog	the Settings dialog		
	A menu selection	select Enable Programmer		
Quotes	A field name in a window or dialog	"Save project before build"		
Underlined, italic text with right angle bracket	A menu path	<u>File>Save</u>		
Bold characters	A dialog button	Click OK		
	A tab	Click the Power tab		
N'Rnnnn	A number in verilog format, where N is the total number of digits, R is the radix and n is a digit.	4'b0010, 2'hF1		
Text in angle brackets < >	A key on the keyboard	Press <enter>, <f1></f1></enter>		
Courier New font:				
Plain Courier New	Sample source code	#define START		
	Filenames	autoexec.bat		
	File paths	c:\mcc18\h		
	Keywords	_asm, _endasm, static		
	Command-line options	-Opa+, -Opa-		
	Bit values	0, 1		
	Constants	0xff, 'A'		
Italic Courier New	A variable argument	file.o, where file can be any valid filename		
Square brackets []	Optional arguments	mcc18 [options] file [options]		
Curly brackets and pipe character: { }	Choice of mutually exclusive arguments; an OR selection	errorlevel {0 1}		
Ellipses	Replaces repeated text	<pre>var_name [, var_name]</pre>		
	Represents code supplied by user	<pre>void main (void) { }</pre>		

1.2 Recommended Reading

This user's guide describes the use and features of the MPLAB XC8 PIC Assembler. The following Microchip documents are available and recommended as supplemental reference resources.

MPLAB® XC8 PIC Assembler User's Guide

This user's guide describes the use and features of the MPLAB XC8 PIC Assembler.

MPLAB® XC8 PIC Assembler Migration Guide

This guide is for customers who have MPASM projects and who wish to migrate them to the MPLAB XC8 PIC assembler. It describes the nearest equivalent assembler syntax and directives for MPASM code.

MPLAB® XC8 C Compiler Release Notes for PIC MCU

For the latest information on changes and bug fixes to this assembler, read the Readme file in the docs subdirectory of the MPLAB XC8 installation directory.

Development Tools Release Notes

For the latest information on using other development tools, read the tool-specific Readme files in the docs subdirectory of the MPLAB X IDE installation directory.

1.3 Document Revision History

Revision A (May 2020)

· Initial release of this document.

Revision B (January 2021)

- · Duplication of and updates to interrupt example code.
- · Change of device and addition of configuration bits to Mid-range examples.
- · Corrected operator used with banking examples.
- Added MPLAB X IDE text for building and screen captures for project property settings.
- · Minor code and text corrections and improvements.

2. Introduction

This guide shows and describes example assembly programs that can be built with the MPLAB® XC8 PIC Assembler (PIC Assembler) for Mid-range and PIC18 device families.

The examples shown in this document bring together various programming concepts, assembler directives and operators, as well as command-line options, which you can read about in more detail in the MPLAB® XC8 PIC Assembler User's Guide.

If you are migrating programs from the Microchip MPASM $^{^{\top}}$ Assembler to the PIC Assembler, this guide in conjunction with the MPLAB $^{^{\otimes}}$ XC8 PIC Assembler Migration Guide will be of great assistance.

3. A Basic Example For PIC18 Devices

As an introduction to the PIC Assembler, consider the following example of a complete assembly program. It is written for a PIC18F47K42 device, but much of this example is also applicable for other devices. The code performs the mundane task of repeatedly reading the value on PORTA and recording the highest value that has been read. Aspects of this program are discussed in the sections that follow.

A Basic PIC18 Example

```
/* Find the highest PORTA value read, storing this into the object max ^{\star}/
PROCESSOR 18F47K42
#include <xc.inc>
CONFIG FEXTOSC = OFF
                              // External Oscillator Selection->Oscillator not enabled
CONFIG RSTOSC = HFINTOSC 1MHZ
                                   // Reset Oscillator Selection->HFINTOSC, HFFRQ=4MHz, CDIV=4:1
CONFIG CLKOUTEN = OFF // Clock out Enable bit->CLKOUT function is disabled
CONFIG PR1WAY = ON
CONFIG CSWEN = ON
                             // PRLOCKED One-Way Set Enable->PRLOCK cleared/set only once // Clock Switch Enable bit->Writing to NOSC and NDIV is allowed // Fail-Safe Clock Monitor Enable->Clock Monitor enabled
CONFIG FCMEN = ON
CONFIG MCLRE=EXTMCLR
                              // If LVP=0, MCLR pin is MCLR; If LVP=1, RE3 pin function is MCLR
CONFIG PWRTS=PWRT_OFF // PWRT is disabled
CONFIG MVECEN=OFF // Vector table isn't used to prioritize interrupts
CONFIG IVT1WAY=ON // IVTLOCK bit can be cleared and set only once
CONFIG LPBOREN=OFF
CONFIG BOREN=SBORDIS
CONFIG BORV=VBOR_2P45
                               // ULPBOR disabled
                              // Brown-out Reset enabled, SBOREN bit is ignored
                               // Brown-out Reset Voltage (VBOR) set to 2.45V
                               // ZCD disabled, enable by setting the ZCDSEN bit of ZCDCON
CONFIG ZCD=OFF
CONFIG PPS1WAY=ON
                               // PPSLOCK cleared/set only once; PPS locked after clear/set cycle
CONFIG STVREN=ON
                               // Stack full/underflow will cause Reset
                               // Background debugger disabled
CONFIG DEBUG=OFF
                               // Extended Instruction Set and Indexed Addressing Mode disabled
CONFIG XINST=OFF
CONFIG WDTCPS=WDTCPS 31
                              // Divider ratio 1:65536; software control of WDTPS
CONFIG WDTE=OFF
                               // WDT Disabled; SWDTEN is ignored
CONFIG WDTCWS=WDTCWS_7
                               // window open 100%; software control; keyed access not required
                               // Software Control
CONFIG WDTCCS=SC
CONFIG BBSIZE=BBSIZE 512 // Boot Block size is 512 words
CONFIG BBEN=OFF
                               // Boot block disabled
                               // SAF disabled
CONFIG SAFEN=OFF
CONFIG WRTAPP=OFF
                              // Application Block not write protected
CONFIG WRTB=OFF
                               // Configuration registers (300000-30000Bh) not write-protected
CONFIG WRTC=OFF
                              // Boot Block (000000-0007FFh) not write-protected
                               // Data EEPROM not write-protected
// SAF not Write Protected
CONFIG WRTD=OFF
CONFIG WRTSAF=OFF
CONFIG LVP=ON
                               // Low voltage programming enabled, MCLR pin, MCLRE ignored
CONFIG CP=OFF
                               // PFM and Data EEPROM code protection disabled
GLOBAL max
                               ; make this global so it is watchable when debugging
; objects in common (Access bank) memory
PSECT udata acs
max:
    DS
                               ;reserve 1 byte for max
                              ;1 byte for tmp
; this must be linked to the reset vector
PSECT resetVec, class=CODE, reloc=2
resetVec:
    goto
                main
/* find the highest PORTA value read, storing this into
   the object max */
PSECT code
main:
;set up the oscillator
```

```
movlw
               0x62
    movlb
                                     ; (banking discussed in a later example)
    movwf
               BANKMASK (OSCCON1), b
    movlw
    movwf
               BANKMASK (OSCFRQ), b
    movlb
    clrf
               BANKMASK (ANSELA), b ; select digital input for port A
                                    ;starting point
    clrf
               max,c
loop:
   movff
               PORTA, tmp
                                    ;read the port
    movf
                                    ; is this value larger than max?
               tmp,w,c
    subwf
               max, w, c
   bc
               loop
                                     ;no - read again
    movff
               tmp, max
                                     ; yes - record this new high value
                                     ;read again
               loop
    goto
    END
               reset.Vec
```

3.1 Comments

There are several styles of comments that can be used in assembly source code.

Assembler comments consist of a semi-colon, ;, followed by the comment text. These can be placed on a line of their own, such as the comment:

```
; objects in common (Access bank) memory
```

They can also be at the end of a line containing an instruction or directive, as shown in the line:

```
movff PORTA, tmp ; read the port
```

C-style comments can be used in assembly source code if the assembly source file is preprocessed. To run the preprocessor over an assembly source file, name the file using a .s extension (upper case), or use the -xassembler-with-cpp option when you build.

Single-line C-style comments begin with a double slash sequence, //, followed by the comment text, as seen in the line:

```
CONFIG PWRTS=PWRT_OFF // PWRT is disabled
```

Multi-line C-style comments begin with slash-star, /*, and terminate with a star-slash sequence, */. This is the only comment style that allow the comment text to run over multiple lines. One is shown in the example:

```
/* find the highest PORTA value read, storing this into
   the object max */
```

3.2 Configuration Bits

The configuration bits of your device must always be set to appropriate values. It is unlikely your program will execute correctly, or at all, if these are not valid. You should consult your device data sheet to ensure that you understand the function of each configuration setting and the appropriate value that should be used.

You can use the MPLAB X IDE to assist in the creation of the code necessary to set the configuration bits, but any code it produces must be copied into a source file that is a part of your project.

In this chapter's example, the configuration bits have been specified using the PIC Assembler's CONFIG directive, for example:

```
CONFIG WDTE=OFF // WDT Disabled; SWDTEN is ignored
```

As shown in the example code, you typically provide setting-value pairs to these directives, setting each configuration bit to the desired state, but an entire configuration word can also be programmed using one directive, if required. The CONFIG directive can also be used to set the device's IDLOC bits, where relevant.

If you are not using the MPLAB X IDE, the configuration bit settings and values associated with each device can be determined from an HTML guide. Open either the pic18_chipinfo.html guide for PIC18 devices or the pic_chipinfo.html guide for all other devices. These are located in the docs directory in the MPLAB XC8 C Compiler distribution that contains your PIC Assembler. Click the link to your target device and the page will show you the settings and values that are appropriate for your directives. Note that the usage examples shown in these HTML guides demonstrate the #pragma config directive, which are relevant only for C programs, but the setting-value pairs shown are relevant for the CONFIG assembler directive.

3.3 Include Files

Just as with C source code, assembly code can include the content of other files.

The best way to include files into your source code is with the #include directive. As this is a preprocessor directive, the preprocessor must be run over the source file for it to be executed. To do this, use a (capital) .s extension with the source file name or use the -xassembler-with-cpp option.

The preprocessor will search for included files specified in angle brackets, < >, from standard directories in the assembler distribution. Searches for file names that are quoted, " ", will begin in the current working directory, then in the standard directories. You can specify additional search paths by using the -I option.

As shown by the line:

```
#include <xc.inc>
```

in this chapter's example, your assembly source files should typically always include the <xc.inc> include file, which is provided by the PIC Assembler. This file allows your source code to access special functions registers and other device features. Do not include device-specific include files or maintain your own version of these files, as their content might change in future versions of the assembler.

3.4 Commonly Used Directives

There are several assembler directives that are typically used in each module. These have been used in the example code for this chapter and are discussed here.

Processor Directive

The PROCESSOR directive is not mandatory but should be used if the assembler source in the module is only applicable to one device.

The -mcpu option always specifies which device the code is being built for. If the PROCESSOR directive has been used and there is a mismatch between the device specified in that directive and in the option, an error will be triggered. The line of code:

```
PROCESSOR 18F47K42
```

shows the PIC18F47K42 device being specified. With this in place, the code cannot be built for any other device.

If your code can be built for multiple devices, the PROCESSOR directive should be omitted. You can instead make sections of your code specific to the target device by using the preprocessor's conditional inclusion features and preprocessor macros predefined by the PIC Assembler. For example:

```
#ifdef _18F47K40
   movwf LATE
#endif
```

will assemble the <code>movwf</code> instruction only for PIC18F47K40 devices. The <code>_18F47K40</code> preprocessor macro is one that is automatically defined by the assembler, based on the device selected by the <code>-mcpu</code> option. A full list of predefined macros is available in the <code>MPLAB®</code> XC8 PIC Assembler User's Guide.

End Directive

Use of the END directive is not mandatory, but signifies an end to the source code in that module. There can be no further lines of source present after an END directive, even blank ones.

If you use one or more END directives in your program, one (and only one) of those directives should specify the program's entry point label to prevent an assembler warning being generated. This has been done in the last line of the example program:

```
END resetVec
```

3.5 Predefined Psects

All code, data objects, or anything that is to be linked into the device memory must be placed in a psect.

Psects—short for program <u>sections</u>—are containers that group and hold related parts of the program, even though the source code for these parts might not be physically adjacent in the source file, or may even be spread over several modules. They are the smallest entities positioned by the linker into memory.

To place code or objects into a psect, precede their definition with a PSECT directive and the name of the psect you wish to use. The first time a psect is used in a module, you must define the psect flags that are relevant for the psect. These flags control which memory space the psect will reside in and further refine how the psect is linked.

To assist with code migration and development, several psects are predefined with appropriate flags by the PIC Assembler and are available once you include the <xc . inc> file into your source. A full list of these psects can be found in the MPLAB® XC8 PIC® Assembler User's Guide.

In this chapter's example, the predefined <code>code</code> psect was used to hold most of the program's code. You can see it being specified in the lines:

```
PSECT code
main:
    ;set up the oscillator
    movlw      0x62
    ...
```

thereby placing the main label and the instructions that follow into the code psect. The $udata_acs$ psect has been used to place the max and tmp labels and the reserved memory they are associated with in the PIC18 Access Bank memory, as shown in the lines:

```
PSECT udata_acs
max:
    DS     1     ;reserve 1 byte for max

tmp:
    DS     1     ;1 byte for tmp
```

The configuration data also needs to be inside a psect so that it will appear in the HEX file at the appropriate address; however, the CONFIG directives will automatically ensure that their output is in a psect that will be linked to the required location, so you should not precede them with a PSECT directive in your code. You can see where the configuration data is linked in the map file, which is illustrated in section 3.7 Building the Example.

One advantage of using predefined psects is that they are already associated with a suitable linker class, so they will be automatically linked into an appropriate region of memory without you having to stipulate any linker options when you build your project.

3.6 User-defined Psects for PIC18 Devices

Rather than use the PIC Assembler's predefined psects, you will need to define your own unique psects to have code or objects linked to special locations. These psects can then be linked to the required address without affecting the placement of the remainder of your code or data.

In this chapter's example, the program's entry point consists of a short segment of code that is to be executed immediately after a Reset. This code, therefore, must be linked at the Reset vector, address 0.

To place code or objects into a psect, use a PSECT directive and the name of the psect you wish to use. The first time a psect is used in a module, you must define the psect flags that are relevant for the psect. These flags control which memory space the psect will reside in and further refine how the psect is linked. The flags can be omitted on subsequent uses of the PSECT directive for the same psect. The flags on psects with the same name but in other modules must agree.

In the example, the psect that was used to hold the Reset code was defined as follows, but note that the flags used with this psect are only relevant for PIC18 devices.

```
PSECT resetVec, class=CODE, reloc=2
resetVec:
goto main
```

The psect name being defined and selected by this directive is resetVec. The label and goto instruction that follow will be part of this psect. Note that psect names are case sensitive.

A psect is typically associated with a linker class through the class psect flag. In the above example, the resetVec psect has been associated with a linker class called CODE, which is a class predefined by the assembler. A class defines one or more ranges of memory in which the psect can be linked, if desired. As the resetVec psect in this example must be explicitly linked to an absolute address (the Reset vector), the class association is not actually necessary, but it is common to always specify a psect's class, if only to make the psect's listing in the map file easier to find. Psects associated with a class can still be placed at arbitrary locations using a linker option, in which case, the class's memory ranges are ignored. The predefined classes are listed in the MPLAB® XC8 PIC® Assembler User's Guide.

The reloc flag in the resetVec psect ensures that the start of the psect is aligned to an address that is a multiple of the flag's value. It is critical that this flag be set to 2 for any PIC18 psects that hold executable code, as instructions must be word aligned on these devices. Set it to 1 (the default value if no reloc flag is specified) for psects holding instructions for other devices. With this flag in place, the linker will issue an error if the linker option you use to place the psect, which is shown in section 3.7 Building the Example, requests an incompatible address. For other situations where a psect has allocated memory anywhere in a linker class range, the linker will choose an address that is aligned to the specified value.

Any of the predefined psects used to hold instructions, such as code, specify the relevant reloc value for the device you are using.

3.7 Building the Example

One or more assembly source files can be built with a single execution of the pic-as assembler driver.


If the entire source code shown in section 3. A Basic Example For PIC18 Devices was saved in a plain text file, called readPort.S, for example, it could be built using the command below. Note that the file name uses an upper case .S extension so that the file is preprocessed before any other processing.

```
pic-as -mcpu=18f47k42 readPort.S
```

This command will produce (among other files) <code>readPort.hex</code> and <code>readPort.elf</code>, which can be used by the IDE and debugger tools to execute and debug the code. Such a command assumes that <code>pic-as</code> is in your console's search path. If that is not the case, specify the full path to <code>pic-as</code> when you run the application.

If you prefer to build in the MPLAB X IDE, create a project in the usual way. When asked to select the compiler, choose the required version of the pic-as toolchain. The PIC Assembler is shipped with the MPLAB XC8 C Compiler, but make sure you choose the assembler tool, as shown in the image.

Figure 3-1. Selecting the PIC Assembler for MPLAB X IDE projects



Although the above command line (or default IDE project) will build with no error, there are, however, some additional options that need to be specified before the code will run. To see why, build the code again using the $-\mathbb{W}1$ driver option to request a map file, as shown below.

```
pic-as -mcpu=18f47k42 -Wl,-Map=readPort.map readPort.S
```

Open readPort.map and look for the special resetVec psect that was defined in the code. You will see something similar to the following:

TOTAL	LASS	Name CODE	Link	Load	Length	Space
		resetVec	1FFDE	1FFDE	4	0
		code	1FFE2	1FFE2	1E	0

The resetVec psect will be present in several locations, but you can easily find it under the CODE class, with which it was associated. Notice that it was linked to 1FFDE, not address 0, as we require, because the linker received no explicit placement instructions and simply linked it to a free location in the memory defined by the CODE class. Note that it did, however, honor the psect's reloc=2 flag and linked it to an address that was a multiple of 2.

You can see the definition (-A linker option) for the CODE (and other) linker classes at the top of the map file as part of the linker options. For this device, the definition for the CODE class is:

```
-ACODE=00h-01FFFFh
```

which shows that this class represents one large chunk of memory from address 0 thru 0x1FFFF.

Build the source file again, this time use the -W1 driver option to pass a -p option to the linker. In the command line below, the option explicitly places the resetVec psect at address 0.

```
pic-as -mcpu=18f47k42 -Wl,-Map=readPort.map -Wl,-presetVec=0h readPort.S
```

The content of the map file will now look similar to the following, showing that the reset code is in the correct location.

TOTAL	Name CODE	Link	Load	Length	Space
	resetVec	0	0	4	0
	code	1ffe2	1FFE2	1E	0


You can try 'accidentally' linking the resetVec psect to an address that is not a multiple of 2 (for example address 0x1) using the above option, to confirm the linker's handling of the reloc psect flag.

Notice also in the map file that the data specified by the CONFIG directives were placed into a psect called config, which was linked to the correct address in the hex file for this device.

TOTAL		Name	Link	Load	Length	Space		
•••	CLASS	CONFIG config		300000	300000	А	4	

If you are building in the IDE, add additional linker options (those specified above using the driver option – $\[mullet]$ $\[mullet]$ $\[mullet]$ $\[mullet]$ above) to the **Customer linker options** field in the <u>pic-as Linker > general</u> category in the project properties dialog, as shown in the following image. When adding option to this field, do not include the leading – $\[mullet]$, as this is added in by the IDE.

Figure 3-2. Specifying additional options to be processed by the linker in PIC Assembler projects



4. A Basic Example For Mid-range Devices

The following example of a complete assembly program is written for a PIC16F18446 device, although much of this example is also applicable for other devices. It performs the mundane task of repeatedly reading the value on PORTC and recording the highest value that has been read. This example follows on from information presented in section 3. A Basic Example For PIC18 Devices and aspects of the code are discussed in the sections that follow.

A Basic PIC16 Example

```
* Find the highest PORTC value read, storing this into the object max
PROCESSOR 16F18446
#include <xc.inc>
CONFIG FEXTOSC = OFF
                            // External Oscillator mode selection bits->Oscillator not enabled
CONFIG RSTOSC = HFINT1
                            // Power-up default value for COSC bits->HFINTOSC (1MHz)
CONFIG CLKOUTEN = OFF
                            // Clock Out Enable->CLKOUT disabled; i/o or osc function on OSC2 // Clock Switch Enable bit->Writing to NOSC and NDIV is allowed
CONFIG CSWEN = ON
CONFIG FCMEN = ON
                            // Fail-Safe Clock Monitor Enable bit->FSCM timer enabled
CONFIG MCLRE = ON
                            // Master Clear Enable bit->MCLR pin is Master Clear function
                            // Power-up Timer Enable bit->PWRT disabled // Low-Power BOR enable bit->ULPBOR disabled
CONFIG PWRTS = OFF
CONFIG LPBOREN = OFF
CONFIG BOREN = ON
                            // Brown-out reset enable->Brown-out Reset Enabled, SBOREN ignored
CONFIG BORV = LO
                            // Brown-out Reset Voltage Selection->VBOR set to 2.45V
CONFIG ZCDDIS = OFF
                            // Zero-cross detect disable->Zero-cross circuit disabled at POR
CONFIG PPS1WAY = ON
                            // Peripheral Pin Select control->PPSLOCK cleared/set only once
CONFIG STVREN = ON
                            // Stack Over/Underflow Reset Enable->Over/Underflow causes reset
CONFIG WDTCPS = WDTCPS 31
                            // WDT Period Select->Divider 1:65536; software control of WDTPS
                            // WDT operating mode->WDT Disabled, SWDTEN is ignored
CONFIG WOTE = OFF
CONFIG WDTCWS = WDTCWS 7
                            // WDT Window Select->window always open (100%); software control
CONFIG WDTCCS = SC
                            // WDT input clock selector->Software Control
CONFIG BBSIZE = BB512
                            // Boot Block Size Selection bits->512 words boot block size
                            // Boot Block Enable bit->Boot Block disabled
CONFIG SAFEN = OFF
                            // SAF Enable bit->SAF disabled
CONFIG WRTAPP = OFF
                            // Application Block Write Protection->Not write protected
CONFIG WRTB = OFF
                            // Boot Block Write Protection bit->Block not write protected
CONFIG WRTC = OFF
                            // Configuration Register Write Protection->Not write protected
CONFIG WRTD = OFF
                            // Data EEPROM write protection->Data EEPROM NOT write protected
CONFIG WRTSAF = OFF
                            // Storage Area Flash Write Protection->SAF not write protected
CONFIG LVP = ON
                            // Low Voltage Programming Enable->LV Programming enabled
CONFIG CP = OFF
                           // UserNVM Program memory code protection->protection disabled
skipnc MACRO
    btfsc
              CARRY
; objects in bank 0 memory
PSECT udata bank0
                                   reserve 1 byte for max
               1
                                    ; reserve 1 byte for tmp
PSECT resetVec, class=CODE, delta=2
resetVec:
             main
   PAGESEL
                                   ; jump to the main routine
               main
/* find the highest PORTA value read, storing this into
   the object max */
PSECT code
main:
   ;set up the oscillator
              0x62
    movlw
   movlb
               17
```

```
movwf
               OSCCON1
    movlw
   movwf
               OSCFRQ
    PAGESEL
                                     ; ensure subsequent jumps are correct
               loop
    BANKSEL
               max
                                     ;starting point
    clrf
               BANKMASK (max)
   BANKSEL
               ANSELC
               BANKMASK (ANSELC)
                                    ;select digital input for port C
   clrf
loop:
   BANKSEL
               PORTC
                                     ; read and store port value
               BANKMASK (PORTC), w
    BANKSEL
               tmp
               BANKMASK (tmp)
   movwf
    subwf
               max^(tmp&0ff80h),w
                                    ; is this value larger than max?
    skipnc
   aoto
                                    ;no - read again
   movf
               BANKMASK (tmp), w
                                    ; yes - record this new high value
               BANKMASK (max)
   movwf
               loop
                                     ;read again
    goto
    END
               resetVec
```

4.1 Assembler Macros

An assembler macro was defined and used in this chapter's example program.

Assembler macros perform a similar function to the preprocessor's #define directive, in that they define a single identifier to represent a sequence of code. When a large amount of code spread over multiple lines is to be represented, assembler macro definitions might be easier to read than preprocessor macros.

In this chapter's example, the macro is defined to represent just one instruction, and is as shown here.

```
skipnc MACRO
btfsc CARRY
ENDM
```

This creates a macro that skips the following instruction based on the carry bit in the STATUS register. Bit access of SFRs is described later, in section 7.2 Defining And Using Bits.

This macro is used just the once in this example, repeated here:

```
subwf max^(tmp&0ff80h),w
skipnc
goto loop
```

An assembler macro can have arguments, too, and there are several characters that have special meaning inside macro definitions. A full description of these are presented in the MPLAB® XC8 PIC Assembler User's Guide.

4.2 User-defined Psects for Mid-range and Baseline Devices

This chapter's example code places the entry-point code associated with Reset in a user-defined psect, as was done in the equivalent PIC18 example codeshown in section 3. A Basic Example For PIC18 Devices. The definition for this psect, however, looks a little different to that used by the PIC18 code and is given by the line:

```
PSECT resetVec,class=CODE,delta=2
```

Notice that the reloc=2 flag that was used in the PIC18 example is not necessary with psects that hold code for Mid-range or Baseline devices. As this flag has not been specified, the reloc value defaults to 1, which implies that this psect will not be word aligned. Instructions on Mid-range or Baseline devices can be located at any address, so no word alignment is necessary.

The new psect flag that has been used with resetVec is the delta flag. A delta value of 2 indicates that 2 bytes reside at each address in the memory space where this psect will be located. This agrees with the program memory implemented on Mid-range and Baseline devices, which is either 14 or 12 bits wide (respectively) and which requires 2 whole bytes to program. PIC18 devices, on the other hand, define 1 byte of memory at each address, hence the

delta value associated with psects holding code for those devices should be set to 1 (the default value if no delta flag is used).

Any program memory psect holding executable code on a Mid-range or Baseline devices must set the delta flag to 2. Psects destined for data memory or psects used with other devices should omit the delta flag or explicitly set the flag value to 1.

4.3 Working with Data Banks

The Mid-range code in this chapter's example shows how to handle data memory banking. Check your device data sheet to ensure you understand how banking works on your chosen device.

The equivalent PIC18 example code, shown in section 3. A Basic Example For PIC18 Devices, largely avoided banked data memory complications by using the movfff instruction, which can access the entire data memory without the need for the bank selection register to be set. (The movfffl instruction can also access the entire data memory on PIC18 devices that have an expanded amount of data RAM, such as the 18F47K42.) Additionally, the max and tmp objects were placed into a psect that was destined for Access bank memory, which can also be accessed using file register instructions without using the bank selection register.

Mid-range and Baseline PIC devices do not implement the movff instruction, so all movement of data is performed by banked instructions. So too, all other instructions that access file registers (e.g. clrf, addwf) are banked. Baseline and Mid-range devices also have only very limited amounts of common memory, which can be accessed independently of the currently selected bank, so most programs on Baseline and Mid-range devices will need to consider the memory banks used by objects.

To illustrate how banked instructions should be used, the code in this Mid-range example links the tmp and max objects into banked rather than common memory, by placing them in the assembler-defined psect udata_bank0. This means that the code that accesses these objects must deal with bank selection and address masking.

If all the objects in your program are located in the same bank, then only a single bank selection sequence might be required. Similarly, address masking can omitted for objects in bank 0. However, it is good practice to always use address masking and be particularly careful of bank selection, especially if you modify the placement of objects.

The main part of the example program begins as follows.

```
BANKSEL
               max
                                    ;starting point
    clrf
               BANKMASK (max)
    BANKSEL
               ANSELC
               BANKMASK (ANSELC)
                                   ;select digital input for port C
    clrf
loop:
   BANKSEL
              PORTC
                                   ; read and store port value
               BANKMASK (PORTC), w
   movf
   BANKSEL
               BANKMASK (tmp)
   movwf
   subwf
               max^(tmp&Off80h),w ;is this value larger than max?
```

The BANKSEL max directive has been used to select the bank of the object max before it is accessed by the instruction following. Although you can manually write the instruction or instructions needed to set the bank selection bits for the device you are using, the BANKSEL directive is more portable and is easier to interpret. On devices other than PIC18s and Enhanced Mid-range devices, this directive can sometimes expand into more than one instruction, you should never use it immediately after an instruction that can skip, such as the btfsc instruction.

The clrf instruction clears the object max. Here, the BANKMASK () preprocessor macro has been used with the instruction operand to remove the bank bits contained in the address of max. This directive ANDs the address with an appropriate mask. If this bank information is not removed, the linker may issue a fixup overflow error, which is where the operand value determined by the linker is too large for the relevant field in the instruction opcode. (For example, Mid-range file register instructions have a 7-bit wide field in their op-code that specifies the offset into the currently selected bank of the location they are to access.)

In the last few instructions of the code snippet shown above, the programmer has assumed that \max and tmp are defined in the same psect, and hence will be located in the same data bank. The example code selects the bank of tmp, writes the W register into that object using a movwf instruction, and then max is accessed by the subwf

instruction. Based on the programmer's assumption, a BANKSEL directive to select the bank of max before the subwf instruction is redundant, and it has been omitted to reduce the size of the program.

While the above assumption is valid and the code will execute correctly, it could fail if the definitions for max and tmp were to change and the objects ended up in different banks. Such a failure would be difficult to track down. Fortunately, there are other ways to remove the bank information from an address that can be used to your advantage.

The last line of code in the above example:

```
subwf max^(tmp&0ff80h),w
```

contains a check to ensure that the bank of tmp and max are the same. Rather than ANDing out the bank information in max by using the BANKMASK() macro, the operand expression XORs (^ operator) the full address of max with the bank bits contained in the address of tmp (which is obtained by masking out only the bank offset from tmp using the AND operator, &). If the bank bits in the address of max and the bank bits in the address of tmp are the same, they will XOR to zero in this expression. If they are not the same, they will produce a non-zero component in the upper bits of the address and trigger a fixup overflow error from the linker. This is much more desirable than the code silently failing at runtime.

The above expression checks to ensure that two objects are in the same bank, but you can also use this style of check to ensure that an object is in a particular bank. If, for example, the code required that \max must be in bank 2, then using the address expression ($\max ^ 100h$) on a Mid-range device would trigger a fixup error if that was not the case. Here the value 0x100 consists of the bit sequence that represents bank 2, with all seven bits of the bank offset (the least significant bits) zeroed.

The section relating to file register address masking in the $MPASM^{^{\text{\tiny M}}}$ to $MPLAB^{\text{\tiny B}}$ XC8 $PIC^{\text{\tiny B}}$ Assembler Migration Guide has more information on the format of addresses and the appropriate masks to use, should you decide to not use the BANKMASK() macro.

4.4 Building the Example


If the entire example source code for this chapter was saved in a plain text file, called readPort.S, for example, it could be built using the command below. Note that the file name uses an upper case .S extension so that the file is preprocessed before any other processing.

```
pic-as -mcpu=16f18446 -Wl,-presetVec=0h -Wa,-a -Wl,-Map=readPort.map readPort.S
```

The psect containing the reset code has been linked to address 0. The command also includes the options to generate a map (readPort.map). The option, -Wa, -a, requests that an assembly list file be produced, so you can explore the generated code. This option creates the list file with the same base name as the first source file present in the command line and with the extension, .lst. The above command will generate a list file called readPort.lst.

If you are building in the MPLAB X IDE, specify additional options to the assembler (such as the -wa, -a) in the **Additional options** field in the **pic-as Global Options** category, as shown in the image.

Figure 4-1. Specifying additional options to be processed by the assembler in PIC Assembler projects



5. Multiple Source Files, Paging and Linear Memory Example

In this PIC16F18446 example, the code reads a number of values from PORTC and stores these into the elements of an array accessed using linear memory addressing. Linear memory access is only implemented on Enhanced Midrange devices, but other aspects of this code are relevant for all devices The example source code has been intentionally split into two files to illustrate how code can use routines and objects defined in other modules, and the consequences this has on how program memory pages must be handled.

PIC16 Example - file 1.S

```
^{\star} Take NUM_TO_READ samples of PORTC, storing this into an array accessed
  * using linear memory. NUM TO READ must be defined as a macro on the command-line.
 PROCESSOR 16F18446
 #include <xc.inc>
CONFIG FEXTOSC = OFF
                                  // External Oscillator mode selection bits->Oscillator not enabled
CONFIG REXIOSC - OFF
CONFIG RSTOSC = HFINT1
                                  // Power-up default value for COSC bits->HFINTOSC (1MHz)
CONFIG CLKOUTEN = OFF
                                  // Clock Out Enable->CLKOUT disabled; i/o or osc function on OSC2 // Clock Switch Enable bit->Writing to NOSC and NDIV is allowed
CONFIG CSWEN = ON
                                 // Fail-Safe Clock Monitor Enable bit->FSCM timer enabled
CONFIG FCMEN = ON
CONFIG MCLRE = ON
                                 // Master Clear Enable bit->MCLR pin is Master Clear function
CONFIG PWRTS = OFF // Power-up Timer Enable bit->PWRT disabled CONFIG LPBOREN = OFF // Low-Power BOR enable bit->ULPBOR disabled CONFIG BOREN = ON // Brown-out reset enable->Brown-out Reset FCONFIG BORV = LO // Brown-out Reset Voltage Selection->VBOR s
                                  // Low-Power BOR enable bit->ULPBOR disabled
                                  // Brown-out reset enable->Brown-out Reset Enabled, SBOREN ignored
                                  // Brown-out Reset Voltage Selection->VBOR set to 2.45V
CONFIG ZCDDIS = OFF
                                  // Zero-cross detect disable->Zero-cross circuit disabled at POR
CONFIG ZCDDIS = OFF
CONFIG PPS1WAY = ON
CONFIG STVREN = ON
                                 // Peripheral Pin Select control->PPSLOCK cleared/set only once
// Stack Over/Underflow Reset Enable->Over/Underflow causes reset
CONFIG STVREN = ON
ONFIG
CONFIG WDTLE
CONFIG WDTCWS =
CONFIG WDTCCS = SC
CONFIG BBSIZE = BB512
CONFIG BBEN = OFF
TOTG SAFEN = OFF
TOTAPP = OFF
OFF
CONFIG WDTCPS = WDTCPS_31 // WDT Period Select->Divider 1:65536; software control of WDTPS
                                  // WDT operating mode->WDT Disabled, SWDTEN is ignored
CONFIG WDTCWS = WDTCWS 7 // WDT Window Select->window always open (100%); software control
                                  // WDT input clock selector->Software Control
                                  // Boot Block Size Selection bits->512 words boot block size // Boot Block Enable bit->Boot Block disabled
                                // SAF Enable bit->SAF disabled
                                  // Application Block Write Protection->Not write protected
                                  // Boot Block Write Protection bit->Block not write protected
CONFIG WRTC = OFF
CONFIG WRTD = OFF
                                  // Configuration Register Write Protection->Not write protected
                                  // Data EEPROM write protection->Data EEPROM NOT write protected
CONFIG WRTSAF = OFF
                                  // Storage Area Flash Write Protection->SAF not write protected
CONFIG LVP = ON
                                  // Low Voltage Programming Enable->LV Programming enabled
CONFIG CP = OFF
                                 // UserNVM Program memory code protection->protection disabled
PSECT code
 ; read PORTC, storing the result into WREG
readPort:
               PORTC
     BANKSEL
     movf
                 BANKMASK (PORTC), w
     return
GLOBAL count
                                          ; make this globally accessible
 PSECT udata shr
count:
                                           :1 byte in common memory
PSECT resetVec, class=CODE, delta=2
     PAGESEL
               main
     aoto
GLOBAL storeLevel
                                           ; link in with global symbol defined elsewhere
PSECT code
```

```
main:
   BANKSEL ANSELC
clrf BANKMASK(ANSELC)
clrf count
   ;a call to a routine in the same psect
             readPort
                                  ; value returned in WREG
    ;a call to a routine in a different module
   PAGESEL storeLevel
    call
             storeLevel
                                 ;expects argument in WREG
   PAGESEL $
   ; wait for a few cycles
   movlw
             0xFF
delay:
    decfsz WREG, f
            delay
    ;increment the array index, count, and stop iterating
    ; when the final element is reached
   movlw NUM_TO_READ
   incf
             count, f
            count, w
   xorwf
   btfss
             ZERO
             loop
   goto
             Ś
                                   ;loop forever
    END
             resetVec
```

PIC16 Example - file 2.S

```
PROCESSOR 16F18446
#include <xc.inc>
GLOBAL storeLevel
                                     ; make this globally accessible
GLOBAL count
                                     ; link in with global symbol defined elsewhere
PSECT udata_shr
; define NUM TO READ bytes of linear memory, at banked address 0x120
DLABS 1,0x120,NUM_TO_READ,levels
PSECT code
; store byte passed via WREG into the count-th element of the
; linear memory array, levels
storeLevel:
                                  ;store the parameter ;add the count index to...
    movwf
             count, w
    movf
             low(levels)
FSR1L
                                   ;the base address of the aray...;storing the result in FSR1
    addlw
   movwf
    movlw high(levels)
    clrf
              FSR1H
    addwfc FSR1H
                                    ;retrieve the parameter
   movf tmp,w
movwf INDF1
                                     ;access levels in linear memory
    return
    END
```

5.1 Multiple Source Files and Shared Access

Your assembly program can be split into as many source files as required. Doing so will make the source code easier to manage and navigate, but there are steps you must take to share objects and routines between modules, and your code will need to take into account where routines in other modules might ultimately be located.

To access an object or routine define in another source file, there are two steps that need to be followed. First, when you define the object or routine, you must tell the linker to allow the symbol (label) to be globally accessible. This is done using the GLOBAL directive. Next, you must declare the same symbol in every other file that needs to access it

to inform the linker that this symbol is linked to a definition in another module. This can be done using either the GLOBAL or EXTRN directive.

In the full example program shown in this chapter, file_1.S contains the definition for the object count, which is essentially a label associated with reserved storage space, as shown below.

```
GLOBAL count

PSECT udata_shr
count:
    DS 1    ;1 byte in common memory
```

As count must be accessible from other modules, a GLOBAL count directive was used in addition to the symbol's definition, as shown above, to tell the linker that declarations of the same symbol in other modules can link to the definition in this module.

In file_2.S, another GLOBAL count directive was used to declare the symbol and link this with the definition of count that the linker will ultimately find in the file_1.o module. You may prefer to use the EXTRN count directive to perform this function. This directive performs a similar task to GLOBAL, but it will trigger an error if the directive appears in the same module that contains the symbol's definition.

The same mechanism is used for symbols used by routines that need to be accessible from more than one module. In this example, the code in file_2.S contains a GLOBAL storeLevel directive to allow the symbol to be referenced from outside that module, and file_1.S contains the same directive to link the storelevel symbol in that module with its definition in the other. Again, an EXTRN storeLevel directive could have been used in file 1.S to ensure the symbol is defined in the module you expect.

5.2 Psect Concatenation And Paging

All executable code must be placed in a psect. The grouping of psects is based on how and where the psects are defined, and this may affect how you write code that jumps to labels or calls other routines.

Notice that in file_1.S there were two separate blocks of assembly code placed into the code psect (one defining readPort, the other containing main). The content of psects with the same name are concatenated by the linker prior to memory allocation (unless they use the ovrld flag), thus the instruction associated with the label main: will occur directly after the last instruction in the readPort routine, even though there is other code and objects defined between these blocks in the source file.

Note that the content of the <code>code</code> psect in <code>file_2.s</code>, however, will not concatenate with the already combined content of the <code>code</code> psect in <code>file_1.s</code>. Concatenation of psects only occurs for psects with the same name and defined within the same module. In this case, the <code>code</code> psect in <code>file_2.s</code> will be linked independently to the <code>code</code> psect in <code>file_1.s</code>.

After building the example program, the map file will show two code psects linked at different addresses. The code psects are listed once in the module-by-module listing under file_1.0 (the object file produced from file_1.S) and again under file_2.0 in the map file extract below. (They are also shown in the listing by class, but there you cannot see the source file in which they were defined.) Note that there is just the one code psect indicated for file 1.0, as both sections of code placed in that psect were concatenated.

file_1.o	Name resetVec	Link 0	Load 0	2	0	Space 0	Scale
file_2.o	code udata_shr code udata shr	3E7 71 3DD 70	3E7 71 3DD 70	19 1 A 1	7CE 70 7BA 70	0 1 0 1	
TOTAL CLASS	 Name CODE	Link	Load	Length	Space		
	resetVec code code	0 3E7 3DD	0 3E7 3DD	2 19 A	0 0 0		

The program memory on Baseline and Mid-range devices is paged, and your device data sheet will indicate the page arrangements for your device. The way psects are concatenated has consequences for how code written for these

devices must call or jump to labels. The program memory on PIC18 devices is not paged. All addresses in their program memory are reachable by call and jump instructions, so the following discussion does not apply to programs written for these devices.

Before making a call or jump on Baseline and Mid-range devices, the PCLATH register must contain the value (the upper bits of the address) to select the page of the destination. The PAGESEL directive can be used to initialize the PCLATH register for you.

You can see a PAGESEL directive being used before the call storeLevel instruction in the example code, repeated here:

```
loop:
   ;a call to a routine in the same psect
                                ; value returned in WREG
   call
            readPort
   ;a call to a routine in a different module
   PAGESEL storeLevel
   call
            storeLevel
                                ; expects argument in WREG
   PAGESEL $
   ;wait for a few cycles
            0xFF
   movlw
delav:
   decfsz
            WREG, f
            delav
   aoto
```

Note that it is used again after the call using the current location counter, \$, as its argument to ensure that PCLATH is again pointing to the page holding the code currently being executed. This allows the goto delay instructions following the call to work as expected.

As shown above, the call to readPort did not use a PAGESEL directive. The PCLATH register did not need to be updated in this case because of two conditions. First, as mentioned earlier, the code psect that contains the readPort routine will concatenate with the code psect that holds the main routine, so these two routines (the caller and callee) will be in the same concatenated psect; and second, the CODE linker class associated with the code psect is defined in such a way that psects placed in its memory ranges can never cross a page boundary.

The linker options used when you build are shown in the map file. For the 16F18446 device used in this example, the top of the map file is as follows:

```
Linker command line:

-W-3 --edf=/Applications/microchip/xc8/v2.31/pic/dat/en_msgs.txt -cs \
-h+dist/default/debug/asm_curiosity_16F18446_linearMemory.X.debug.sym \
--cmf=dist/default/debug/asm_curiosity_16F18446_linearMemory.X.debug.cmf \
-z -Q16F18446 -o/tmp/xckFtd4UW -presetVec=0h -ver=XC8 PIC(R) Assembler \
-Mfile.map -E1 --acfsm=1493 -ACODE=00h-07FFhx8 -ASTRCODE=00h-03FFFh \ ...
```

The CODE class is defined by the linker option: -ACODE=00h-07FFhx8. This option indicates that the memory associated with the CODE class consists of 8 consecutive pages, the first starting at address 0, and each being 0x800 words long. These ranges correspond to the page addresses on the 16F18446 device.

The linker will never allow a psect placed into the memory associated with a class to cross boundaries in that class's memory ranges, which implies in this example that a psect placed in the CODE class will be wholly contained in a device page. You will receive a 'can't find space' error if a psect linked into this class exceeds the size of a page. If the class had instead been defined using -ACODE=0-01FFFh, it would cover exactly the same memory, but the boundaries in that memory would not exist. Psects placed in a class such as this could be linked anywhere, potentially straddling a device page boundary.

It is common to restrict where the linker can place psects so that assumptions can then be made in the source code that improve efficiency. In this case, the page boundaries in the CODE class, has meant that calls or jumps to a label that is defined in the same psect and in the same module do not need to first select the destination page (assuming that PCLATH already points to that page).

Page selection must be considered for any Baseline and Mid-range non-relative control instruction, those being the goto, call, and callw instructions. It is not needed prior to relative branch instructions; however, as these instructions modify PC once the branch has been taken, you will need to assess whether page selection is required for calls and jumps made after the branch. Page selection may also be required should you use any instructions that specify the PCL register as the destination, as these also use the PCLATH register to form the destination address.

There are two pseudo instructions that you can use to ensure that page selection always takes place. They are <code>ljmp</code> and <code>fcall</code>. These expand to a <code>goto</code> and <code>call</code>, respectively, with the necessary page selection before the <code>goto</code> or <code>call</code> instruction, then page selection of the current page after the instruction. As the <code>ljmp</code> and <code>fcall</code> mnemonics can expand to more than one PIC instruction, they should never be used immediately after any instruction that skips, such as the <code>btfsc</code> instruction. You can see the opcodes generated for the <code>ljmp</code> or <code>fcall</code> pseudo instructions in the assembly list file.

The above code snippet could be rewritten:

```
loop:
   ;a call to a routine in the same psect
   call
          readPort
                            ; value returned in WREG
   ;a call to a routine in a different module
   fcall
         ; wait for a few cycles
   movlw
          0 \times FF
delay:
   decfsz
           WREG. f
           delav
   goto
```

If you are not sure whether page selection is required before a call or jump, the safest approach is to use the PAGESEL directive or use the fcall and ljmp instructions, but just remember that doing so might unnecessarily increase the size of your code and slow its execution.

The above considerations might tempt you to place most of your code in the same psect in the one module so that you can avoid page selection instructions, but remember that once a psect grows larger than the size of a page, it will no longer fit in the CODE class and you'll receive 'can't find space' error message from the linker. Consider having frequently called routines and the routines that call them in psects with the same name and in the same module. Move other routines to other modules, or place them in psects with different names so that they are linked separately and can fill other device pages.

If you decide to create your own psects and linker classes to position code, keep in mind that how you define the linker classes might affect how your code needs to be written. If routines can straddle a bank boundary, they are more likely to fit in the program memory, but your program will require more page selection instructions. If you manually position psects to control where page selection instructions are needed (rather than have them linked anywhere in a linker class), this will require a lot of maintenance as the code is debugged and developed.

5.3 Linear Memory

The linear addressing mode is a means of accessing the banked data memory on Enhanced Mid-range devices as one contiguous and linear block. Your device data sheet will indicate if this memory is implemented on your device and contain further operational details.

Linear memory is typically used for objects that are too large to fit into a single memory bank, but it is important to remember that linear memory is not present in addition to a device's regular banked memory; it is simply an alternate way to access that banked memory. You have to define objects larger than a bank in a different way to ordinary objects that are placed into banked memory.

This chapter's example code defines an object that is larger than a bank using the DLABS directive, shown here.

```
;define NUM_TO_READ bytes of linear memory, at banked address 0x120 DLABS 1,0x120,NUM_TO_READ,levels
```

This directive takes several arguments. The first is the address space in which the memory will be defined. This should be the value 1 for objects to be placed in data memory. The second argument is the starting address for the storage. This can be specified as either a linear or banked address. The equivalent linear address for the banked address 0x120, as used above, is 0x20A0, for example. The following argument is the number of bytes that is to be reserved. In this case, a preprocessor macro has been used to represent the array size. This macro has been defined in the build options, as shown in section 5.4 Building the Example. The final argument is a symbol. This is optional and creates a label for the object at the indicated address.

Unlike most directives, the DLABS directive does not produce output that is part of the current psect, so it can appear at any location in the source file. This also means that there should not be a label placed immediately before the

directive. If a label is required for the object you are defining, then specify it as the last argument of the directive, as shown above.

In this example, the compiler will reserve storage for the <code>levels</code> object in banks 2 and 3, as specified by the address used with the directive. While it is possible to access this memory using the ordinary file register instructions, such access can become problematic if the offset into the array is not known, as it is not clear which bank needs to be selected beforehand. The Enhanced Mid-range devices, however, allow you to use the FSR register to indirectly read and write data memory using a linear address and without banking. Accessing <code>levels</code> indirectly is shown in the example and is repeated here.

```
storeLevel:
   movwf
              tmp
                                  ;store the parameter
   movf
              count, w
                                  ; add the count index to...
   add.lw
                                  ;the linear base address of the array...
             low(levels)
   movwf
              FSR1L
                                  ;storing the result in FSR1
             high (levels)
   movlw
    clrf
             FSR1H
   addwfc
             FSR1H
   movf
              tmp,w
                                  ;retrieve the parameter
              INDF1
                                  ;access levels using linear memory
   movwf
```

Since it was defined using the DLABS directive, the symbol levels will always represent a linear address. This is still true even if a banked address was used as the second argument to this directive. Such an address can be loaded directly into an FSR register when linear access is required. The linear address value of the symbol can be found in the assembly list file and also in the map file if the symbol was made globally accessible using the GLOBAL directive.

5.4 Building the Example

If the two source code examples shown in this chapter were saved in plain text files called $file_1.S$ and $file_2.S$, they could both be built using the single command below.

```
pic-as -mcpu=16f18446 -Wl,-presetVec=0h -DNUM_TO_READ=100 -Wa,-a -Wl,-Map=linearMemory.map file_1.S file_2.S
```

In this command, the psect containing the reset code has been linked to address 0. The command also includes the option to generate a map file called linearMemory.map. The -Wa, -a option requests an assembly list file. One list file will be produced for each source module and the above command will generate files called $file_1.lst$ and $file_2.lst$.

The preprocessor macro <code>NUM_TO_READ</code>, which determines the size of the linear array and the number of values stored, has been defined as 100, using the <code>-D</code> option. Defining this on the command line rather than using <code>#define</code> directives means that the macro can be more easily used in every source file. It also lets you change the value associated with the macro without having to modify your source code.

If you prefer to build each file separately (for example, from a make file) then you could also use the commands below:

```
pic-as -mcpu=16f18446 -Wa,-a -c -DNUM_TO_READ=100 file_1.S
pic-as -mcpu=16f18446 -Wa,-a -c -DNUM_TO_READ=100 file_2.S
pic-as -mcpu=16f18446 -Wl,-presetVec=0h -Wl,-Map=linearMemory.map file_1.o file_2.o
```

Here, the -c option has been used to generate an intermediate file for each source file. The intermediate (object) files will have a .o extension. The final command links the object files and produces the final output. Note that the option to create the assembly list file is required with the first two assembly commands, as is the -D option that defines the preprocessor macro. The option to create the map files is only needed with the final build command. The -mcpu option, which indicates the target device, must be used with every command.

If you are building in the MPLAB X IDE, it performs incremental builds of each source file, in a similar way to the multi-step command-line example, above. To specify the <code>-D</code> option, enter <code>NUM_TO_READ=100</code> in the **Define** preprocessor symbol field in the <u>PIC-AS assembler > Preprocessing and Messages</u> category.

6. Compiled Stack Example

The example code in this chapter shows how you can use the linker to place objects on a compiled stack.

Not to be confused with a software stack, which is a dynamic stack allocation accessed via a stack pointer, a compiled stack is a memory area that is designated for static allocation of local objects that should only consume memory for the duration of a routine, in the same way that a function's auto and parameter objects behave in C programs.

The main advantage of using objects on a compiled stack is that the memory used by each routine for its local objects can potentially be reused by local objects defined by other routines. This substantially reduces the amount of data memory used by your program.

The drawback of a compiled stack is that the programmer must maintain the directives used to indicate the memory requirements of each routine and how those routines interact. Failure to do so could lead to code failure.

Compiled stacks do not use a stack pointer. Objects on such a stack are assigned a static address, which can be accessed via a symbol, thus there is no code size or speed penalty for using a compiled stack over ordinary objects. The allocation of memory on the stack is performed by the linker, so the total size of the stack can be determined, and the linker will issue a memory error if space cannot be found for the requested stack objects.

As the memory assigned to compiled stack objects is statically allocated, routines that use these objects are not reentrant, so they cannot be called recursively, nor can they be called from both main-line code and interrupt routines (or anything called by an interrupt routine).

Assembly code which illustrates the basic principles of using a compiled stack on a PIC18F47K42 device is shown below.

A Compiled Stack Example

```
#include <xc.inc>
 CONFIG FEXTOSC = OFF
                                                                           // External Oscillator Selection->Oscillator not enabled
 CONFIG RSTOSC = HFINTOSC_1MHZ
                                                                                      // Reset Oscillator Selection->HFINTOSC, HFFRQ=4MHz, CDIV=4:1
CONFIG CLKOUTEN = OFF // Clock out Enable bit->CLKOUT function is disabled

CONFIG PRIWAY = ON // PRLOCKED One-Way Set Enable->PRLOCK cleared/set only once

CONFIG CSWEN = ON // Clock Switch Enable bit->Writing to NOSC and NDIV is allowed

CONFIG FCMEN = ON // Fail-Safe Clock Monitor Enable->Clock Monitor enabled
CONFIG MCLRE=EXTMCLR
CONFIG PWRTS=PWRT_OFF
CONFIG MVECEN=OFF
CONFIG IVT1WAY=ON
CONFIG LPBOREN=SBORDIS
CONFIG BORV=VBOR_2P45
CONFIG ZCD=OFF
CONFIG ZCD=OFF
CONFIG STVREN=ON
CONFIG STVREN=ON
CONFIG STVREN=ON
CONFIG DEBUG=OFF
CONFIG DEBUG—OFF
CONFIG DEBUG=OFF
CONFI
                                                                         // Background debugger disabled
 CONFIG DEBUG=OFF
 CONFIG XINST=OFF
                                                                         // Extended Instruction Set and Indexed Addressing Mode disabled
 CONFIG WDTCPS=WDTCPS_31
                                                                          // Divider ratio 1:65536; software control of WDTPS
// WDT Disabled; SWDTEN is ignored
 CONFIG WDTE=OFF
 CONFIG WDTCWS=WDTCWS 7
                                                                        // window open 100%; software control; keyed access not required
                                                                           // Software Control
 CONFIG WDTCCS=SC
 CONFIG BBSIZE=BBSIZE 512
                                                                            // Boot Block size is 512 words
                                                                           // Boot block disabled
 CONFIG BBEN=OFF
 CONFIG SAFEN=OFF
                                                                          // SAF disabled
 CONFIG WRTAPP=OFF
                                                                          // Application Block not incr protected
                                                                           // Configuration registers (300000-30000Bh) not incr-protected
 CONFIG WRTB=OFF
 CONFIG WRTC=OFF
                                                                          // Boot Block (000000-0007FFh) not incr-protected
                                                                           // Data EEPROM not incr-protected
 CONFIG WRTSAF=OFF
                                                                          // SAF not Write Protected
 CONFIG LVP=ON
                                                                           // Low voltage programming enabled, MCLR pin, MCLRE ignored
 CONFIG CP=OFF
                                                                            // PFM and Data EEPROM code protection disabled
```

```
; place the compiled stack in Access bank memory (udata acs psect)
;use the ?au prefix for autos, the ?pa prefix for parameters FNCONF udata_acs,?au_,?pa_
PSECT resetVec, class=CODE, reloc=2
resetVec:
   goto
               main
PSECT code
; add needs 4 bytes of parameters, but no autos
                     ;two 2-byte parameters
FNSIZE add, 0, 4
GLOBAL ?pa add
;add the \overline{\mathsf{two}} 'int' parameters, returning the result in the first parameter location
    movf
               ?pa add+2,w,c
    addwf
               ?pa add+0,f,c
    movf
               ?pa add+3,w,c
    addwfc
               ?pa_add+1,f,c
    return
;incr needs one 2-byte parameter
FNSIZE incr,0,2
GLOBAL ?pa incr
;return the additional of the 2-byte parameter with the value in the W register
               ?pa incr+0,c
    movlw
               0h
               ?pa incr+1,c
    addwfc
    return
GLOBAL ?au main
GLOBAL result
result EQU
               ?au_main+0
                                   ; create an alias for this auto location
GLOBAL incval
incval EQU
              ?au main+2
                                   ; create an alias for this auto location
FNROOT main
                                    ; this is the root of a call graph
FNSIZE main, 4,0
                                   ;main needs two 2-byte 'autos' (for result and incval)
                                    ; main calls add
FNCALL main, add
FNCALL main, incr
                                    ; main calls incr
PSECT code
main:
    clrf
               result+0,c
    clrf
              result+1,c
              2
    movlw
                                        ;increment amount
    movwf
               incval+0,c
    clrf
              incval+1,c
loop:
    movff
              result+0,?pa_add+0
                                        ;load 1st parameter for add routine
    movff
              result+1,?pa_add+1
    movff
               incval+0,?pa_add+2
                                        ;load 2nd parameter for add routine
              incval+1,?pa_add+3
   movff
                                        ; add result and incval
    call
               add
   movff
               ?pa add+0,result+0
                                        ;store add's return value back to result
   movff
              ?pa add+1,result+1
                                       ;load the parameter for incr routine
    movff
               incval+0,?pa incr+0
               incval+1,?pa_incr+1
    movff
    movlw
    call
               incr
                                        ;add 2 to incval
               ?pa incr+0,incval+0
                                        ;store the result of incr back to incval
    movff
               ?pa incr+1, incval+1
    movff
               loop
    aoto
    END
               resetVec
```

The function of the above assembly code is similar to that of the below C code.

```
int add(int a, int b) {
    return a + b;
}

void incr(int val, char amount) {
    return val + amount;
```

```
void main(void) {
  int result, incval;

result = 0;
  incval = 2;
  while(1) {
    result = add(result, incval);
    incval = incr(incval, 2);
  }
}
```

6.1 Compiled Stack Directives

The assembler directives that control the compiled stack all begin with the letters FN.

The FNCONF directive is used once per program. It's three arguments indicate the name of the psect that should be used to hold the compiled stack, the symbol prefix to be used for auto-style objects, and the symbol prefix to be used for parameters objects.

In this example, the directive reads:

```
FNCONF udata_acs,?au_,?pa_
```

which indicates that the udata_acs psect (located in Access bank data memory) will be used to hold all the objects on the stack. The linker will form the stack in one contiguous chunk of memory. The location of the psect holding the stack will affect how the stack objects must be accessed. If there are a large number of stack-based objects and particularly if they are accessed often, placing the stack in the PIC18 Access bank will mean they can be accessed without any bank selection instructions. If the stack becomes too large, however, it will need to be placed in banked memory. Mid-range and Baseline devices have little common memory, and this might be needed for other purposes, so banked memory is often used for the compiled stack on these devices.

The <code>?au_</code> symbol specified as the second argument to the <code>FNCONF</code> directive will be prefixed to the name of a routine to create the base symbol for that routine's auto-style objects. The <code>?pa_</code> prefix will be used to form the base symbol for each routine's parameter objects. These symbols are illustrated in the <code>add</code> routine, which begins with the following code:

The FNSIZE directive takes three arguments, those being the name of a routine, the total number of bytes required for that routine's auto-like objects, and the total number of bytes for its parameter-like objects. In this case, the FNSIZE directive indicates that the add routine needs no auto-style objects and 4 bytes of parameters. The directive can be placed anywhere in your code, but it is often located near the routine it configures.

The linker will automatically create a symbol associated with the block of 4 bytes used by the routine's parameters. In this case, that symbol will be pa_add , based on the prefix used with the <code>FNCONF</code> directive. Although this symbol is defined by the linker, it still needs to be declared in each module that needs it. This has been done in the above code by the <code>GLOBAL</code> pa_add directive. Each byte of the parameter memory can be accessed by using an offset from the pa_add symbol. The code above shows the first and third bytes of this memory being accessed. What these 4 bytes represent is entirely up to you. In the example, the parameter memory is used to hold two, 2-byte-wide objects, but the same <code>FNSIZE</code> arguments could instead be used to create one, 4-byte-wide object, for example.

Later in the example code, the following code begins the definition of the main routine.

```
GLOBAL ?au_main
GLOBAL result
result EQU ?au_main+0 ;create an alias for this auto location
```

```
GLOBAL incval
incval EQU
               ?au main+2
                                    ; create an alias for this auto location
                                    ; this is the root of a call graph
FNROOT main
                                    ;main needs two 2-byte 'autos' (for result and incval)
FNSIZE main, 4,0
FNCALL main, add
                                    ; main calls add
FNCALL main, incr
                                    ; main calls incr
PSECT code
main:
    clrf
             result+0,c
               result+1.c
```

The main routine requires four bytes of auto objects and so the FNSIZE directive has again been used to indicate this. The first byte of main's auto area can be accessed using the symbol <code>?au_main</code>; however, in this instance, an EQU was defined so that the more readible name <code>result</code> could be used, as shown in the <code>clrf</code> instructions.

To be able to allocate memory on the stack, the linker needs to know how the program is structured in terms of calls. To allow it to form the program's call graph, several other directives are used.

The FNROOT directive, shown above, indicates that the specified routine forms the root node in a callgraph. (Alternatively, the resetVec label could have also been as the root node—it make no difference in this example.) The memory allocated to stack objects can be overlapped with that of other routines within the same callgraph, but no overlapping will take place between the stack objects of routines that are in different callgraphs. Typically you will define one callgraph root for the main part of your program and then one for each interrupt routine. This way, the stack memory associated with interrupt routines is kept separate and no data corruption can occur.

The FNCALL directive is used as many times as required to indicate which routines are called and from where. From this, the linker can form the callgraph nodes. In the above code sequence, the FNCALL directive was used twice. The first indicates that the main routine calls add; the second that main calls incr. As you develop your program, you need to ensure that there is an FNCALL directive for each unique call that takes place in the code. If the called routine does not define any compiled stack objects, the directive is not required, but it is good practice to include it anyway, in case there are changes made to the program.

You may devise whatever convention you like to pass arguments to routines. In the add routine, the LSB of the first parameter has an offset of 0; the MSB of the first parameter an offset of 1, etc., thus the expressions $?pa_add+0$ and $?pa_add+1$ represent the two bytes of the first 'int' parameter and $?pa_add+2$ and $?pa_add+3$ represent the two bytes of the second parameter. The first auto-style object defined by main is referenced using the expressions ? au main+0 (or result+0) and ?au main+1 (or result+1).

Typically, routines that need to return a value do so by storing that value into the memory taken up by their parameters. As the parameters should no longer be used once the routine returns, this reuse is not normally an issue, but you do need to consider the routine's return value when you allocate memory for the routine's parameters. The parameter memory you request for a routine using the FNSIZE directive must be the larger of the total size of the routine's parameters and the size of the routine's return value.

6.2 Compiler Stack Allocation

When building your program, the linker processes all the FN-type directives in your program, generates the program's call graph, creates the symbols used by the stack objects (those that have FNSIZE directives), and allocates memory for these objects, overlapping them where possible. You can see the result of this process in the map file.

The call graph is printed towards the top of the map file, after the linker options and build parameters. For this example, it might look something like the following.

```
Call graph: (fully expanded)

*main size 0,4 offset 0

* add size 4,0 offset 4
  incr size 2,0 offset 4
```

Indentation is used to indicate call depth. In the above, you can see that main calls add and main also calls incr. The size of the memory allocated for the routine's parameter and auto-style objects is printed, followed by the auto-

parameter block (APB) offset into the compiled stack. Note that the offset is not an address; just a relative position in the stack.

Notice in the call graph that the offset of the APB for add and incr are identical. This implies that the memory they use is shared, which is possible because add and incr do not call each other in the code and so are never active at the same time.

A star, *, before a routine name indicates that the APB memory used by that routine is at a unique location and contributes to the total size of the program's RAM usage. These routines are critical path nodes in the call graph. Reducing the size of the APB used by these routines will reduce the total amount of data memory used by the program. The memory blocks used by unstarred routines totally overlap with blocks from other routines and do not contribute to the program's total data memory usage.

The -mcallgraph option can be used to customize what call graph information is displayed in the map file. Using - mcallgraph=crit, for example, will display only the nodes on critical paths, that is, all of the routines in the graph that are starred.

The advantage of using a compiled stack is obvious in this example: Although the program needed a total of 10 bytes of local storage, only 8 bytes needed to be allocated memory, with 2 bytes being reused. And this memory reduction was done without the programmer having to employ the dangerous practice of sharing objects between routines.

It is important to note that incorrect overlapping of APBs can occur if the information in the call graph is not accurate because of missing or erroneous FN-type directives in your program. Consider placing the FNCALL directive associated with a call immediately before the call instruction itself, so you can clearly see if one is missing. The FN-type directives can, however, be placed anywhere in the file, as they do not contribute to the hex file, and there is no harm in the same directive being repeated.

You will also see in the symbol table, printed at the end of the map file, the addresses assigned to the special linkergenerated symbols used by the stack. For this program, it might look something like the following.

		Symbol	Table		
?au_main ?pa_incr	udata_acs udata_acs		_ add code	udata_acs code	000004 000008
incval	udata_acs	000002 res	ult	udata_acs	000000

Unlike the values printed for the offset in the call graph, the values in the symbol table are always absolute addresses. In this example, the udata_acs psect was linked to address 0, so the memory used by main for autostyle objects (?au_main) begins at address 0 and is shown to be in the udata_acs psect (as we specified). The memory used by add for its parameters (?pa_add) begins at address 4, as does the block used by incr (?pa_incr). The two equated symbols (result and incval) are also shown in this table.

6.3 Building the Example

If this chapter's example code was saved in a plain text file, called <code>cstack.S</code>, for example, it could be built using the command below. Note that the file name uses an upper case <code>.S</code> extension so that the file is preprocessed before any other processing.

```
pic-as -mcpu=18F47K42 -Wl,-presetVec=0h -Wl,-pudata_acs=COMRAM -Wa,-a -Wl,-Map=cstack.map - mcallgraph=full cstack.S
```

No special options are needed for a compiled stack to be assembled by the linker; a compiled stack is automatically created on the presence of the FN-type directives in the object files passed to it.

The above command shows a -p linker option being used to place the psect used to hold the compiled stack, udata_acs, into a suitable linker class. Such an option is not usually required, but will suppress a warning that will otherwise result when the FNCONF directive is used in a program.

The -mcallgraph option has been used to request that a full callgraph be printed. The callgraph is shown in the map file, which was requested by the option -Wl, -Map=cstack.map in the above.

As with the previous examples, the psect containing the reset code has been linked to address 0. The command also includes the -Wa, -a option to generate an assembly list file (cstack.lst), so you can explore the generated code.

7. Interrupts and Bits Example For Mid-range Devices

The following example code is written for a PIC16F18446 and will execute on the Curiosity Nano board using that device. Much of this example is also applicable for other devices. The code initializes timer 0 to generate an interrupt every 500 mS, toggling the on-board LED (connected to port bit RA2) with each event.

An Example of Interrupts and Bits

```
* Blink the LED on a PIC16F18446 Curiosity Nano Board
 ^{\star} using the timer and interrupts to control the flash period.
 #include <xc.inc>
CONFIG FEXTOSC = OFF

CONFIG RSTOSC = HFINT1
                             // External Oscillator mode selection bits->Oscillator not enabled
                             // Power-up default value for COSC bits->HFINTOSC (1MHz)
                             // Clock Out Enable->CLKOUT disabled; i/o or osc function on OSC2
CONFIG CLKOUTEN = OFF
CONFIG CSWEN = ON
                             // Clock Switch Enable bit->Writing to NOSC and NDIV is allowed
                             // Fail-Safe Clock Monitor Enable bit->FSCM timer enabled
CONFIG FCMEN = ON
CONFIG MCLRE = ON
                             // Master Clear Enable bit->MCLR pin is Master Clear function
CONFIG MCLRE = ON
CONFIG PWRTS = OFF
CONFIG LPBOREN = OFF
CONFIG BOREN = ON
CONFIG BORY = LO
                             // Power-up Timer Enable bit->PWRT disabled
                             // Low-Power BOR enable bit->ULPBOR disabled
                             // Brown-out reset enable->Brown-out Reset Enabled, SBOREN ignored
CONFIG BORV = LO
                             // Brown-out Reset Voltage Selection->VBOR set to 2.45V
CONFIG ZCDDIS = OFF
                             // Zero-cross detect disable->Zero-cross circuit disabled at POR
CONFIG PPS1WAY = ON
CONFIG STVREN = ON
                            // Peripheral Pin Select control->PPSLOCK cleared/set only once
                            // Stack Over/Underflow Reset Enable->Over/Underflow causes reset
CONFIG STVREN = ON
CONFIG WDTCPS = WDTCPS 31 // WDT Period Select->Divider 1:65536; software control of WDTPS
                             // WDT operating mode->WDT Disabled, SWDTEN is ignored
CONFIG WDTE = OFF
CONFIG WDTCWS = WDTCWS 7
                             // WDT Window Select->window always open (100%); software control
                             // WDT input clock selector->Software Control
CONFIG WDTCCS = SC
                             // Boot Block Size Selection bits->512 words boot block size
                             // Boot Block Enable bit->Boot Block disabled
                            // Application Block Write Protection->Not write protected // Boot Block Write Protection bit->Block not write protected
                            // Configuration Register Write Protection->Not write protected
                             // Data EEPROM write protection->Data EEPROM NOT write protected
                             // Storage Area Flash Write Protection->SAF not write protected
CONFIG LVP = ON
                             // Low Voltage Programming Enable->LV Programming enabled
CONFIG CP = OFF
                            // UserNVM Program memory code protection->protection disabled
GLOBAL resetVec.isr
GLOBAL LEDState
                              ; make this global so it is watchable when debugging
PSECT bitbss, bit, class=BANK1, space=1
LEDState:
    DS
                              ;a single bit used to hold the required LED state
 PSECT resetVec, class=CODE, delta=2
resetVec:
                 start
 PSECT isrVec, class=CODE, delta=2
     ;no context save required in software for this device
                 $ ;select this page for the following goto
PIEO ;for TMROIF and TMROIF
     PAGESEL
     BANKSEL
     ; for timer interrupts, set the required LED state
            TMR0IF
     btfsc
    btfss
    goto notTimerInt ;not a timer interrupt bcf $\operatorname{TMROIF}$
     ;toggle the desired bit state
    movlw 1 shl (LEDState&7)
BANKSEL LEDState/8
     xorwf BANKMASK(LEDState/8),f
```

```
notTimerInt:
   ; code to handle other interrupts could be added here
   ;no context restore required in software
   retfie
PSECT code
start:
   ;set up the state of the oscillator and peripherals with RA2 as a digital output driving
   ;the LED, assuming that other registers have not changed from their reset state
               0x33
   BANKSEL
   movwf
             TRISA
   movlw
              OSCFRQ
   BANKSEL
              OSCFRQ
   movwf
   ; configure and start timer using interrupts
             0x89
   movlw
   BANKSEL
               T0CON1
              T0CON1
   movwf
   movlw
             0x1D
   movwf
               TMR0H
             TMR0L
   clrf
   BANKSEL PIE0
                          ; for TMR0IE and TMR0IF
   bcf
               TMR01F
   bsf
             TMR0IE
               0 \times 80
   movlw
   BANKSEL
               T0CON0
   movwf
               T0CON0
   bsf
               GIE
   bsf
               PEIE
loop:
   ; copy the desired state to the LED port pin
   BANKSEL LEDState/8
   btfss
               BANKMASK (LEDState/8), LEDState&7
              lightLED
   aoto
   BANKSEL PORTA
bsf RA2
                          ;turn LED off
              loop
   goto
lightLED:
   BANKSEL
              PORTA
   bcf
               RA2
                          ;turn LED on
   goto
               loop
   END
               resetVec
```

7.1 Interrupt Code (Mid-range)

The example shown in this chapter shows how to write an interrupt service routine (ISR).

An ISR is written in the same as any other routine, except it must:

- Have its entry point linked to the address of the relevant interrupt vector,
- · Ensure that the content of any registers it uses and which are also used by main-line code are preserved,
- · Ensure that only the relevant code is executed for each interrupt source, and
- Execute a special return-from-interrupt instruction to end the routine and interrupt processing.

These points are discussed below for the ISR in this example, which has been repeated below.

```
PSECT isrVec, class=CODE, delta=2
isr:
    ;no context save required in software for this device
   PAGESEL $ ;select this page for the following goto
               PIE0
   BANKSEL
                          ; for TMR0IE and TMR0IF
    ; for timer interrupts, set the required LED state
   btfsc
              TMR0IE
   btfss
               TMR0IF
         notTime
TMR0IF
   goto
              notTimerInt ;not a timer interrupt
   baf
    ;toggle the desired bit state
   movlw 1 shl (LEDState&7)
   BANKSEL
               LEDState/8
   BANKSEL LEDState/8 xorwf BANKMASK(LEDState/8),f
```

```
notTimerInt:
    ;code to handle other interrupts could be added here
exitISR:
    ;no context restore required in software
    retfie
```

The entry point to an ISR, like that of the code executed after Reset, must be linked to the appropriate interrupt vector address for the target device. To do this, the ISR, or at least the code containing the entry point to the ISR, should be placed in a unique psect that can be linked to the required address. In this example the <code>isrVec</code> psect holds the entire interrupt routine. Some PIC18 devices can employ an interrupt vector table and have different linking requirements for ISRs, as described in section 8. Interrupts and Bits Example For PIC18 Devices.

Any registers that are modified by an ISR (and any routines they call) and that are also used in main-line code must be saved on entry to the ISR and then restored on exit. For devices that support more than one interrupt vector (e.g. PIC18 devices), an ISR will need to save any registers that are modified but not saved by other ISRs. The code that saves and restores registers is often called context switch code.

Like many modern PIC devices, the 16F18446 automatically saves the state of core registers into shadow registers when an interrupt occurs, so context switching does not usually need to be performed in software for these devices, unless there are other registers or objects that the ISR should not leave modified. The example code above includes no context switch code at all, instead it immediately process the interrupt. If you need to write context switch code, see section 7.3 Manual Context Switch.

The ISR shown here toggles the desired state of the LED when a timer 0 interrupt occurs. It performs no action for any other interrupt source, but you could add code to this ISR to process as many interrupt sources as required. The btfss TMR0IF instruction checks the relevant timer interrupt flag to ensure that the timer 0 has triggered, but it does this in conjunction with the btfsc TMR0IE instruction, which checks the timer 0 interrupt enable bit. Only when both of these bits are set can you be sure that timer 0 is the source of the interrupt.

To terminate execution of the interrupt code and return to main-line code, use a retfie instruction, as shown. A return instruction will not return the state of the device to that when the interrupt occurred and will lead to code failure.

Since this ISR contains a goto instruction, a PAGESEL directive was added to ensure that the page that contains the ISR is selected and that the goto will reach the intended destination.

7.2 Defining And Using Bits

The interrupt routine shown in this chapter modifies a flag that is used by main-line code to set the state of the LED. The flag's state is set by the ISR. As this flag only needs to hold a true or false value, it was defined as a bit object to save on storage space and make checking its contents more efficient.

Bit objects are created in a similar way to ordinary objects, but a special flag must be used with the psect that holds them. The single bit-wide object called LEDState is defined by the following lines of code:

```
PSECT bitbss,bit,class=BANK1,space=1
LEDState:
DS 1 ;a single bit used to hold the required LED state
```

The inclusion of the bit flag with the psect definition instructs the linker that the units of address within this psect are bits, not bytes. This means that the DS 1 directive, which allocates one unit of storage, is reserving a single bit, not a single byte. The LEDState object, then, can hold only a single bit.

The linker will allocate 8 bit objects to each byte of memory, so if there were additional allocations made to the above psect, like in the following:

then these two bits would reside in the same byte of memory, but would, of course, be at different bit positions within that byte.

Any symbol defined within a bit psect (for example LEDState) represents a bit address, not a byte address, and this affects how these symbols should be used in instructions. The PIC instructions that perform bit operations, such as bcf or btfss, require a byte address operand followed by a bit position within that byte. A bit object that is located at bit address 0x283, for example, is located at byte address 0x283/8, which is 0x50, and at bit position 0x283&7, which is position #3. If you are using a bit object with a bit instruction, then you will need to divide the bit address by 8 to obtain the byte (file register) address used in the instruction, and you will need to perform a bitwise AND with 7 to obtain the bit position within that byte. For example, the main-line example code that reads the desired state of the LED uses:

```
BANKSEL LEDState/8
btfss BANKMASK(LEDState/8), LEDState&7
```

Note that the BANKSEL directive also requires a byte address argument, so the bit address of LEDState was divided by 8 for this instruction as well. The BANKMASK() macro has also been used with the file register operand to the btfss instruction in the usual way, but make sure this macro is acting on the byte address of bit objects, that is, the bit address divided by 8.

You can, if desired, create a preprocessor macro to make the file address and bit position of an object more readable, for example

```
#define LEDSTATE BANKMASK(LEDState/8),LEDState&7
```

which could then be used as follows:

```
BANKSEL LEDSTATE
btfss LEDSTATE
```

You will notice that bits within SFRs are predefined in the supplied header files in a similar way to LEDSTATE, above, and hence, they can be used in the same way. For example, the code sequence in the interrupt:

```
btfsc    TMR0IE
btfss    TMR0IF
goto    notTimerInt;not a timer interrupt
bcf    TMR0IF
```

uses both the TMR0IE and TMR0IF SFR bits, both of which expand to the byte address that holds them (that being the addresses of PIE0 and PIR0, respectively) and their bit position within those bytes. These SFR bits are available once you include <xc.inc> into your source file.

The link address of any symbol defined in a bit psect is printed in the list and map files as a bit address. Do not compare such addresses to other byte addresses when checking memory allocation. You can confirm which psects used the bit flag in the map file by looking for the **Scale** value. For bit psects, this will indicate a value of 8 and be left empty for non-bit psects. In the map file produced for this example project, the bitbss psect is shown.

Name build/default/debug/main.o	Link	Load	Length Sel	lector	Space Sc	ale	
config	8007	8007	5	0	4		
isrVec	4	4	A	8	0		
resetVec	0	0	3	0	0		
bitbss	500	A0	1	A0	1	8	
code	E	E	1D	8	0		

Notice the link address of 0x500. This is a bit address. The load address, however, is converted to a byte address and is shown as 0xA0.

A bit psect can be linked anywhere in the data memory. To highlight how banking works with bit objects, the psect containing the flag in this example was associated with the BANK1 linker class, which means that it was automatically placed somewhere in the bank 1 data memory. To access bit objects more efficiently, try to place them in the common memory or in the Access bank on PIC18 devices.

7.3 Manual Context Switch

If your device does not automatically save the state of core registers to shadow registers when an interrupt occurs, or if you need to preserve registers or objects in addition to those saved by hardware, the following steps need to be taken.

- · Define sufficient storage in RAM for the registers that must be saved
- · Have the ISR copy the contents of the relevant registers to the storage area before the registers are modified
- Have the ISR restore the contents of the registers from the storage area after those registers no longer need to be used

The following code snippet is written for a Mid-range device that does not automatically save context when an interrupt occurs, such as a PIC12F609. The code assumes the device implements common memory. This code illustrates the above points and is described in the following paragraphs. Adapt this code to suite your device and the registers you wish to preserve.

```
#include <xc.inc>
PSECT udata shr
saved WREG:
                               ; space for WREG in common memory
PSECT udata bank0
mainSaveArea:
                                ; space for other registers in banked memory
saved STATUS:
   DS
saved PCLATH:
    DS
PSECT isrVec, class=CODE, delta=2
   movwf saved_WREG ;WREG saved to common memory
movf STATUS,w ;STATUS (including bank selection bits) copied to WREG...
movwf saved_ETATUS ;STATUS saved
;STATUS saved;
    ; save context
    movf PCLATH, w
movwf saved_PCLATH ; PCLATH saved
; interrupt code that can use STATUS, WREG, PCLATH goes here
exit.TSR:
    ;restore context
    BANKSEL mainSaveArea
    movf
             saved PCLATH, w
    movwf PCLATH
                                ; PCLATH restored
    movf saved_STATUS,w
movwf STATUS
                                ;STATUS restored
    swapf saved WREG, f
    swapf saved WREG, w
                              ;WREG restored without altering STATUS
    retfie
```

Space must be allocated for all registers that are to be preserved. This space does not need to be contiguous or even in the same bank. Storing context in common memory or in the PIC18 Access bank makes the context switching code much easier, but there might not be enough common memory for all the registers, nor might you wish to use this precious memory resource solely for interrupts.

In this example, one byte has been allocated (using the DS directive) in common memory (udata_shr psect) to hold the state of the W register, and memory was allocated in a block of bank 0 memory (udata_bank0 psect) to store the state of the STATUS and PCLATH registers. This arrangement simplifies the context switch code, as you will see in the following discussion, but does not use much common memory. You may, as was done in this example, define a label with each byte of storage so that each byte can be uniquely referenced, or you may simply create one label and use an offset from that label to access each byte in that memory block. So, for example, mainSaveArea + 1 and saved_PCLATH both represent the same memory location.

The code at the beginning of the ISR copies the registers to the allocated storage. You must ensure that this code does not overwrite any register that must be preserved until the content of that register has been saved. This might mean that the registers need to be saved in a particular order.

The first instruction in the above example moves the current content of the W register into the <code>saved_WREG</code> object. Because the storage for this object was allocated in common memory, the bank of this memory does not need to be selected. This is important because on Mid-range devices, the bank selection bits are in the STATUS register, which is one of the registers that must be preserved. A new bank cannot be selected without clobbering the STATUS register; similarly, the STATUS register cannot be saved first because that code would clobber the W register.

With the W register saved, the subsequent instruction can then load the W register with the content of the STATUS register. And with the STATUS register now copied (although not yet stored) the bank of the main storage block can be selected using the BANKSELdirective. The subsequent code can then use regular movf/movwf instructions to save the remaining registers.

The restoration code at the end of the ISR typically restores the registers in the reverse order to that in which they were saved. You must ensure that once a register has been restored, no subsequent code writes to that register, so again, these operations need to be performed in a strict order and may not be able to use some instructions.

The restoration code in this example first selects the bank of the main allocated space and copies the saved values back to the PCLATH and STATUS registers using movf/movwf instructions. Remember that with the STATUS register restored, the bank currently selected also returns to that in effect when the interrupt occurred. As the content of the remaining register to be restored in this example was stored in common memory, this is of no concern.

Restoring the W register is more difficult. The instruction, movf saved_WREG, w, can't be used because it affects the Zero bit in the STATUS register, which has already been restored. Instead, the example code restores the W register using two swapf instructions, which do not affect the STATUS register.

7.4 Building the Example

If this chapter's source code was saved in a plain text file, called timedLED.S, for example, it could be built using the command below. Note that the file name uses an upper case .S extension so that the file is preprocessed before any other processing.

```
pic-as -mcpu=16F18446 -Wl,-presetVec=0h -Wl,-pisrVec=04h -Wa,-a -Wl,-Map=timedLED.map timedLED.S
```

The psect containing the reset code has been linked to address 0 and in addition, the psect holding the interrupt routine was linked to the device's vector location, address 0x4. The command also includes the -W1, -Map=timedLED.map option to generate a map file and the -Wa, -a option to generate an assembly list file, which will be called timedLED.lst.

8. Interrupts and Bits Example For PIC18 Devices

The following example code is written for a PIC18F47K42 and will execute on the Curiosity Nano board using that device. The code initializes timer 0 to generate an interrupt every 500 mS, toggling the on-board LED (connected to port bit RE0) with each event.

An Example of Interrupts and Bits

```
* Blink the LED on a PIC18F47K42 Curiosity Nano Board
 ^{\star} using the timer and interrupts to control the flash period.
#include <xc.inc>
                           // External Oscillator Selection->Oscillator not enabled
CONFIG FEXTOSC = OFF
CONFIG RSTOSC = HFINTOSC 1MHZ // Reset Oscillator Selection->HFINTOSC, HFFRQ=4MHz, CDIV=4:1
CONFIG CLKOUTEN = OFF // Clock out Enable bit->CLKOUT function is disabled
CONFIG PR1WAY = ON
                           // PRLOCKED One-Way Set Enable->PRLOCK cleared/set only once
CONFIG CSWEN = ON
                          // Clock Switch Enable->Writing to NOSC and NDIV is allowed
CONFIG FCMEN = ON
                          // Fail-Safe Clock Monitor Enable->Clock Monitor enabled
CONFIG STVREN = ON
CONFIG DEBUG = OFF
                          // Stack Full/Underflow Reset Enable->Full/underflow => Reset
                          // Debugger Enable bit->Background debugger disabled
                           // Extended Instruction Set Enable->Extended Set disabled
CONFIG XINST = OFF
CONFIG WDTCPS = WDTCPS_31
CONFIG WDTE = OFF
CONFIG WDTCWS = WDTCWS_7
                          // WDT Period selection->Divider 1:65536; s/w control of WDTPS
                          // WDT operating mode->WDT Disabled; SWDTEN is ignored
                           // WDT Window Select->window open (100%); software control
                           // WDT input clock selector->Software Control
CONFIG BBSIZE = BBSIZE 512
                           // Boot Block Size selection->Boot Block size is 512 words
// Data EEPROM Write Protection->Data EEPROM not write-protected
CONFIG LVP = ON
                          // Low Voltage Programming Enable->LVP enabled // PFM and Data EEPROM Code Protection->code protection disabled
CONFIG CP = OFF
GLOBAL resetVec
GLOBAL LEDState
                           ; make this global so it is watchable when debugging
GLOBAL Livt
                           ;defined by the linker but used in this code
PSECT bitbssCOMMON, bit, class=COMRAM, space=1
LEDState:
                           ;a single bit used to hold the required LED state
   DS
PSECT resetVec, class=CODE, reloc=2
resetVec:
   goto
              start
PSECT ivt, class=CODE, reloc=2, ovrld
                           ;timer 0 vector position
   ORG
              tmr0Isr shr 2
   DW
PSECT code
tmr0Isr:
   bcf
            TMR01F
   ;toggle the desired LED state
```

```
movlw
                1 shl (LEDState&7)
                LEDState/(0+8),c
    xorwf
    retfie
PSECT code
start:
   bsf
               BANKMASK (INTCONO), INTCONO IPEN POSN, C
                                                              ;set IPEN bit
    ; use the unlock sequence to set the vector table position
    ; based on where the ivt psect is linked
   movlw
                0x55
              BANKMASK (IVTLOCK), c
   movwf
   movlw
                0xAA
    movwf
                BANKMASK (IVTLOCK), c
   bcf
               IVTLOCKED
   movlw
                low highword
                               Livt
             BANKMAŠK(IVTBASEU), c
   movwf
   movlw
              high
                      Livt
   movwf
                BANKMASK (IVTBASEH), c
   movlw
              low Livt
                BANKMASK (IVTBASEL), c
   movwf
                0 \times 55
   movlw
   movwf
                BANKMASK (IVTLOCK), c
                0xAA
   movlw
             BANKMASK (IVTLOCK), c
    bsf
               TVTLOCKED
    ;set up the state of the oscillator and peripherals with REO as a digital output driving
    ;the LED, assuming that other registers have not changed from their reset state
    movlw
   movwf
                BANKMASK (TRISE), c
   movlw
                0x62
   movlh
                57
   movwf
                BANKMASK (OSCCON1), b
                BANKMASK (OSCCON3), b
   clrf
                BANKMASK (OSCEN), b
   movlw
               BANKMASK (OSCFRQ), b
    movwf
    clrf
                BANKMASK (OSCTUNE), b
    ; configure and start timer interrupts
    movlb
                57
   bsf
                TMROIP
   movlw
                0x6D
   movwf
                BANKMASK (TOCON1), c
   movlw
                0xF3
                BANKMASK (TMROH), c
   movwf
                BANKMASK (TMROL), c
    clrf
    movlb
   bcf
               TMR01F
   bsf
                TMR0IE
                0 \times 80
   movlw
    movwf
                BANKMASK (TOCONO), c
    bsf
                GIEH
    ;set LED state to be that requested by the interrupt code
   btfss LEDState/8, LEDState&7, c
                lightLED
    aoto
             REÓ
   bsf
                             ;turn LED off
    goto
               loop
lightLED:
   bcf
                REO.
                            ;turn LED on
    goto
                loop
    END
                resetVec
```

8.1 Interrupt Code (PIC18)

Much of the discussion in section 7.1 Interrupt Code (Mid-range) also applies to PIC18 interrupt code, and that information is not repeated here. In this section, PIC18-specific details concerning interrupts are discussed.

Some PIC18 devices, such as the PIC18F47K42 device, used in this example, can be configured to use a table of interrupt vectors rather than two fixed interrupt vector locations. If your PIC18 device does not support vector tables

or you are using it in legacy mode, you will need to define one or two interrupt service routines (one for each interrupt priority being used), whose entry points are linked to the interrupt vector addresses. This approach is similar to that shown in the Mid-range example; however, Mid-range devices only support one interrupt vector location.

The example in this chapter assumes the vectored interrupt controller is being used. Turning on the MVECEN configuration bit enables this mode of operation.

When using vector tables, one stand-alone interrupt service routine (ISR) is written for each interrupt source to be handled. A vector table containing the addresses of these ISRs is created and located in memory. The position of the vector within the table determines which source it handles. The base address of the table must be stored in the IVTBASE register so the device will load the correct interrupt vector when an interrupt occurs. The content of the IVTBASE register can be changed at runtime, meaning that a program can define more than one interrupt vector table, hence different ISRs can be selected at different points in the program.

The interrupt code in this example, and which is repeated here, shows one ISR and its corresponding address in the vector table.

```
PSECT ivt, class=CODE, reloc=2, ovrld
ivtbase:
                31*2
                              ;timer 0 vector position
    ORG
                tmr0Isr shr 2
   DW
PSECT code
tmr0Isr:
                TMR01F
   bcf
    ;toggle the desired LED state
                1 shl (LEDState&7)
   movlw
    xorwf
                LEDState/(0+8),c
    retfie
```

The ISR to handle the timer 0 in this example uses the label tmr01sr and is located the code psect. This psect can be linked anywhere in the program memory, so no user-defined psect or special linker options are required.

A retfie f instruction was used to return from the interrupt. Like many modern devices, the PIC18F47K42 automatically saves the state of core registers into shadow registers when an interrupt occurs, so context switching does not usually need to be performed in software, unless there are other registers or objects that the ISR should not leave modified. The example code above includes no context switch code at all, instead it immediately process the interrupt. If you need to write context switch code, see section 7.3 Manual Context Switch. The f operand indicates the fast form of the retfie instruction, which will copy the content of the shadow registers back to the original registers.

The vector table was placed into a user-defined psect called ivt, which can then be linked independently to other psects in the program memory, as shown in section 8.3 Building the Example. The reloc=2 flag was used to ensure that the psect's starting address is word aligned for correct operation, as described in the device data sheet. The use of the ovrld psect flag is explained later.

The assembler's DW directive was used to place the address of the ISR, tmr0lsr, into the vector table. The device expects this address to be shifted right by 2 bits, so the assembler's shr operator was used to obtain this value. The timer 0 interrupt vector must be located at position #31 in the table; however, the table itself can be moved around in program memory, so there is no absolute location for this (or any other) vector. To make it easier to modify the program, an ORG directive was used to locate the vector. This is one instance where the use of this directive is recommended. Note that the ORG directive moves the location counter *relative to the start of the current psect*, not to an absolute location, but that is exactly what is required in this situation. Provided the psect holding the vector table is linked to the required address, the ORG directive will ensure that the vector is at the correct offset. The vector is offset by the amount 31 $\,^*$ 2, since each vector is two bytes wide.

As the program is developed and other interrupts are required, additional ISRs can be written and the addresses of these routines added to the vector table. The psect holding the vector table can be built up in sections and across multiple files. You might prefer to supply one ISR and its vector table contribution together in a source file of their own

To ensure that the vectors in the psect appear in the correct order regardless of where and when each vector is added, the ovrld flag was used with the ivt psect. This flag tells the linker to overlay, rather than concatenate,

each contribution to the psect. For example, the following additional code, which could be located in a different source file, places the vector for a UART1 receive interrupt routine.

```
PSECT ivt,class=CODE,reloc=2,ovrld
ORG 27*2; UART1 receive vector position
DW uart1Isr shr 2

PSECT code
uart1Isr:
; code to process uart1 receive goes here
```

Note that this vector is placed in the same psect that was used to hold the vector for the timer interrupt (ivt). Since the ovrld flag has been used with this psect, the ord directive will again move the address that follows relative to the start address of the psect, even if the content of ivt psect from the first example has already been processed. In this way, you do not need to ensure that the vectors are processed in any particular order.

If you are checking the vector table psect in the map file, you should see the Link address indicate the address at which it was placed (in the example below, address 8) and the length will include any gaps introduced by the ORG directive, or directives. Even though there is only one vector in the table in this example, the size has been shown as 0x40, due to the fact that the timer 0 vector is located at an offset of 31 * 2 from the beginning of the psect and is 2 bytes long.

```
TOTAL Name Link Load Length Space CLASS CODE ivt 8 8 40 0
```

Even if your project does not need interrupts from other sources, it is advisable to consider what will happen should any of these interrupt sources inadvertently trigger. You might want to populate the unused vector table locations with the address of a default ISR that can handle these cases.

The vector table can be positioned (and repositioned) in program memory by writing the appropriate table address to the IVTBASE register. To avoid having to modify your source code should you decide to link the vector table to a different address, you can load the IVTBASE register with special symbols that are defined by the linker. The following extract from the example shows the IVTBASE register unlock sequence (described in the device data sheet) and all three IVTBASE registers being loaded.

```
;defined by the linker but used in this code
GLOBAL __Livt
   movlw
                0x55
   movwf
                BANKMASK (IVTLOCK), c
   movlw
                0xAA
    movwf
                BANKMASK (IVTLOCK), c
    bcf
                IVTLOCKED
                low highword
    movlw
                BANKMASK (IVTBASEU), c
   movwf
                high Livt
    movlw
                BANKMASK (IVTBASEH), c
    movwf
    movlw
                low Livt
                BANKMASK (IVTBASEL), c
    movwf
```

For any psect allocated memory using a -p linker option, the linker defines special symbols that represent where in memory those psects were linked. The starting address of such psects are represented by a symbol with the form __Lpsectname (note the two leading underscore characters). (The linker also defines __Hpsectname and __Bpsectname symbols.) In this example, the __Livt symbol (the lower bound of the ivt psect) has been used to load the IVTBASE register. The low, high, and highword operators have been used to obtain the appropriate byte of this full address for each of the registers. Such code does not need to be modified if at a later time you wish to change the location of the vector table; simply relink the program with a different ivt address.

8.2 Defining And Using Bits

The interrupt routine shown in this chapter modifies a flag that is used by main-line code to set the state of the LED. The flag's state is set by the ISR. As this flag only needs to hold a true or false value, it was defined as a bit object to save on storage space and make checking its contents more efficient.

Bit objects for PIC18 devices are created as per Mid-range devices (discussed in section 7.2 Defining And Using Bits), using the bit psect flag with the psect that holds them. The only difference to the following code extract compared to the that for the Mid-range device is that the psect was placed in the Access bank.

```
PSECT bitbssCOMMON,bit,class=COMRAM,space=1
LEDState:
DS 1 ;a single bit used to hold the required LED state
```

Bit symbols are used in PIC18 code in the same way as for Mid-range devices. The file register address of a bit symbol can be obtained by dividing the bit address by 8, and the bit position can be obtained by taking the bitwise AND with 7. And as with Mid-range devices, once you include <xc.inc> into your program, bit symbols are defined for bits within special function registers, such as TMROIF and GIEH, which were used in the example code.

You may notice in the example, repeated below, that the IPEN bit in the INTCON0 register was not set using an instruction like <code>bsf IPEN</code>, but rather, the operand to this instruction was specified as the INTCON0 file register address and a special symbol used to locate the IPEN bit within this register.

```
PSECT code start:
bsf BANKMASK(INTCON0),INTCON0_IPEN_POSN,c ;set IPEN bit
```

In this particular case, attempting to use the IPEN bit directly would result in an undefined symbol error. This is because the 18F47K42 device has more than one bit within its SFRs called IPEN. The other is the IPEN bit in the ADCON1 register. In such instances, the name IPEN is not unique and no bit symbol will be available in the provided headers. You must access the bit using the SFR name, but the headers do provide macros that represent the bit position, such as the INTCON0_IPEN_POSN, used above. The same headers also supply macros which indicate the number of bits in the SFR, e.g., _INTCON0_IPEN_SIZE and a mask you can use for bitwise logic operations, e.g., _INTCON0_IPEN_MASK. These macros are available for every SFR bit, and you can use them in preference to the bit name if you prefer.

8.3 Building the Example

If the source code shown in this chapter was saved in a plain text file, called timedLED.S, for example, it could be built using the command below. Note that the file name uses an upper case .S extension so that the file is preprocessed before any other processing.

```
pic-as -mcpu=18F47K42 -Wl,-presetVec=0h -Wl,-pivt=08h -Wa,-a -Wl,-Map=timedLED.map timedLED.S
```

The ivt psect holding the vector table was linked to address 0x8. The link address of this psect is used in the source code to load the value contained in the IVTBASE register, to ensure that the device reads the correct vectors when an interrupt occurs. The address you specify for this psect must be a multiple of two to ensure the requirement imposed by the reloc flag used with this psect is met. If you were to attempt to link the psect at an odd address, an error will be issued.

The above command also includes the -W1, -Map=timedLED.map option to generate a map file and the -Wa, -a option to generate an assembly list file, which will be called timedLED.lst.

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:


- · Distributor or Representative
- · Local Sales Office
- Embedded Solutions Engineer (ESE)
- · Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Product Identification System

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



Device:	PIC16F18313, PIC16LF18313, PIC16F18323, PIC16LF18323				
Tape and Reel Option:	Blank	= Standard packaging (tube or tray)			
	Т	= Tape and Reel ⁽¹⁾			
Temperature Range:	1	= -40°C to +85°C (Industrial)			
	E	= -40°C to +125°C (Extended)			
Package:(2)	JQ	= UQFN			
	P	= PDIP			
	ST	= TSSOP			
	SL	= SOIC-14			
	SN	= SOIC-8			
	RF	= UDFN			
Pattern:	QTP, SQTP, Code or Special Requirements (blank otherwise)				

Examples:

- PIC16LF18313- I/P Industrial temperature, PDIP package
- PIC16F18313- E/SS Extended temperature, SSOP package

Notes:

- Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.
- Small form-factor packaging options may be available. Please check www.microchip.com/packaging for smallform factor package availability, or contact your local Sales Office.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

50002994B-page 42 **User Guide**

Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2021, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-7555-2

AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS ASIA/RACIFIC ASIA/RACIFIC EUROPE 2355 West Chandler Blvd Tol: 61-2-9868-6733 India - Bangalore Tol: 43-722-224-4-39 Chandler, AZ 55/24-6199 China - Beijing India - New Delhi Fox: 43-722-224-39 Fax: 480-792-7200 Tal: 88-10-8569-7000 Tal: 91-11-4160-8331 Dommark - Copenhagen Fax: 480-792-7270 China - Chengdu India - Pune Tal: 91-11-4160-8331 Dommark - Copenhagen Fax: 480-792-7270 Tol: 86-62-8809-5581 Tal: 91-12-4160-831 Dommark - Copenhagen Fax: 64-485-5910 Tol: 86-62-3809-5580 Tol: 91-22-412-10-141 Fax: 45-4485-229 Fax: 678-98-79 China - Chongqiing Tal: 81-2-6868 File 81-2-6868 File 81-2-6868 Fax: 678-98-79-961 China - Chongdon China - Chongou China - Chongou Commary - Commary - Gormany - Fax: 31-69-30-30-70 Tol: 82-87-44-401 Gormany - Commary - Gormany - Fax: 31-69-30-30-70 Tol: 82-87-44-401 Gormany - Fax: 31-69-30-30-70 Tol: 82-87-44-401 Gormany - Fax: 31-69-30-30-70 Tol: 82-87-44-401 Tol: 82-87-44-401 Tol: 82-87-44-401 Tol: 82-87-44-401 Tol: 82-87-44-401 Tol: 82-87-44-401 Tol: 8				
2355 West Chandler Blvd. Tel. 61-2-898-6733 Tel. 91-80-3090-4444 Ind. 4-87-242-2244-39 Tel. 480-792-7270 Tel. 86-10-8568-7000 Tel. 86-10-8568-7000 Tel. 86-10-8568-7000 Tel. 86-10-8568-7000 Tel. 86-10-8568-7000 Tel. 86-10-8568-7000 Tel. 91-11-4160-8631 Demark - Copenhagen Tel. 48-4485-5910 Tel. 48-4485-5910 Tel. 49-4485-5910 Tel. 86-24-8890-588 Tel. 86-28-88980-588 Tel. 86-28-88980-588 Tel. 86-28-88980-588 Tel. 86-28-88980-588 Tel. 86-28-8899-588 Tel. 86-28-8890-588 Tel. 86-28-8890-588 Tel. 86-28-8890-588 Tel. 86-28-8890-588 Tel. 86-28-8890-588 Tel. 86-28-88-880-788 Tel. 86-28-88-880-988 Tel. 86-28-87-8800 Tel. 86-28-8800 Tel. 86-2	AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Chandler, AZ 85224-8199 Tell: 480-792-7277 Tell: 480-898-9808 Tell: 480-898-9808 Tell: 480-898-9888 Tell: 480-898-9889 Tell: 480-898-989 Tell: 480-898-9889 Tell: 480-898-989 Tell: 480-	Corporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
Tel: 48-07-782-7200	2355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
Fax: 480-792-7277	Chandler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
Technical Support	Tel: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
New Microchip cond Sepo	Fax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
Web Address:	Technical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
Atlanta	www.microchip.com/support	China - Chongqing	Japan - Osaka	Finland - Espoo
Atlanta	Web Address:	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
Duluth, CA	www.microchip.com	China - Dongguan	Japan - Tokyo	France - Paris
Tel: 68-08-79-614	Atlanta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
Fax: 678-957-1455	Duluth, GA	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
Austin, TX	Tel: 678-957-9614	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
Tel: 512-257-3370	Fax: 678-957-1455	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
Boston	Austin, TX	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
Westborough, MA	Tel: 512-257-3370	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
Tel: 774-760-0087	Boston	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
Fax: 774-760-0088	Westborough, MA	China - Nanjing	Malaysia - Penang	Tel: 49-7131-72400
Tel: 86-532-8502-7355 Tel: 86-32-634-9065 Germany - Munich	-	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
Itasca, IL	Fax: 774-760-0088	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
Tel: 630-285-0071 Fax: 630-285-0075 China - Shenyang Dallas Tel: 86-24-2334-2829 Tel: 86-24-2334-2829 Tel: 86-377-8366 Tel: 86-24-2334-2829 Tel: 86-375-88664 Tel: 972-818-7423 Tel: 972-818-7423 Tel: 86-755-8864-2200 Tel: 886-3-77-8360 Tel: 886-3-77-8360 Tel: 972-9-744-7705 Tel: 972-9-744-7705 Tel: 86-755-8864-2200 Tel: 886-7-213-7830 Tel: 972-9-744-7705 Tel: 972-9-744-7705 Tel: 972-9-744-7705 Tel: 86-8-86-823-1526 Novi, MI China - Wuhan Tel: 86-8186-6233-1526 Tel: 86-25-2508-8600 Tel: 39-0331-742611 Tel: 86-27-13-7830 Tel: 972-9-744-7705 Tel: 86-8-33-1526 Tel: 86-8-33-1526 Tel: 86-8-34-2508-8600 Tel: 98-30-31-142611 Tel: 86-8-39-833-7252 Tel: 86-29-883-7252 Tel: 86-29-883-7252 Tel: 86-29-883-7252 Tel: 86-29-883-7252 Tel: 31-773-8323 China - Xiamen Noblesville, IN Tel: 86-59-2388138 Tel: 317-73-8323 Tel: 31-73-5453 Tel: 86-756-3210040 Tel: 949-462-9503 Tel: 949-462-9503 Tel: 949-462-9608 Tel: 99-844-7510 New York, NY Tel: 919-844-7510 New York, NY Tel: 919-844-7510 New York, NY Tel: 68-3-3-9110 Tel: 40-8-359-90-4654 UK - Wockingham Tel: 44-118-921-5800 Tel: 44-118-921-5800 Tel: 995-695-1980	Chicago	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
Fax: 630-285-0075	_	China - Shanghai	Singapore	-
Dallas	Tel: 630-285-0071	Tel: 86-21-3326-8000		Fax: 49-89-627-144-44
Dallas	Fax: 630-285-0075	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
Tel: 972-818-7423 Tel: 86-755-8864-2200 China - Suzhou Tel: 86-86-2-5980-8600 Tel: 86-86-2-5980-5300 Tel: 86-2-698-8600 Tel: 86-2-698-8600 Tel: 39-0331-42611 Tel: 39-039-3031-426781 Tel: 39-039-3031-426781 Tel: 39-039-7625286 Tel: 31-77-3-8323 Tel: 31-77-3-8323 Tel: 31-77-3-8323 Tel: 31-77-3-8323 Tel: 86-592-2388138 Tel: 317-773-5453 Tel: 86-592-2388138 Tel: 317-773-5453 Tel: 86-756-3210040 Tel: 86-756-3210040 Tel: 39-034-75-360 Tel: 49-462-9523 Tel: 40-21-407-87-50 Tel: 99-844-7510 Tel: 99-844-7510 Tel: 99-844-7510 Tel: 408-73-9110 Tel: 408-735-9110 Tel: 408-735-9110 Tel: 408-735-9110 Tel: 408-735-9110 Tel: 408-735-9110 Tel: 408-735-9110 Tel: 408-735-9180	Dallas		Tel: 886-3-577-8366	-
Tel: 972-818-7423 Tel: 972-818-7423 Tel: 86-755-8864-2200 China - Suzhou Tel: 86-86-32-31526 Tel: 86-86-32-31526 Tel: 86-86-32-31526 Tel: 86-86-22-31-742611 Tel: 248-848-4000 Tel: 36-27-5980-5300 Tel: 36-2-698-8600 Tel: 39-0331-742611 Tel: 39-031-742611 Tel: 39-0331-742611 Tel: 39-0331-742611 Tel: 39-0331-742611 Tel: 39-0331-742611 Tel: 39-0331-74261 Netterland Tel: 39-0331-74261 Netterland Tel: 39-0331-74261 Tel: 39-031-74261 Tel: 39-031-74261 Tel: 39-031-74261 Tel: 39-031-74261 Te	Addison, TX	China - Shenzhen	Taiwan - Kaohsiung	Israel - Ra'anana
Detroit Tel: 86-186-6233-1526 Tel: 886-2-2508-8600 Tel: 39-0331-742611 Novi, MI China - Wuhan Tel: 86-27-5980-5300 Tel: 66-2-694-1351 Italy - Padova Houston, TX China - Xian Vietnam - Ho Chi Minh Tel: 39-049-7625286 Tel: 86-29-8833-7252 Tel: 86-29-8833-7252 Tel: 86-29-8833-7252 Tel: 86-29-8833-7252 Tel: 84-28-5448-2100 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Tel: 31-773-8323 China - Zhuhai Tel: 31-773-5453 Tel: 86-756-3210040 Tel: 86-756-3210040 Tel: 86-756-3210040 Tel: 951-273-7800 Tel: 631-435-6000 San Jose, CA Tel: 408-735-9110 Tel: 408-735-9110 Tel: 408-335-9110 Tel: 408-345-900 Fax: 44-118-921-5800 Tel: 905-695-1980 Tel: 905-705-705-705-705	Tel: 972-818-7423	Tel: 86-755-8864-2200		Tel: 972-9-744-7705
Detroit	Fax: 972-818-2924	China - Suzhou	Taiwan - Taipei	Italy - Milan
Tel: 248-848-4000 Houston, TX China - Xian Tel: 281-894-5983 Tel: 86-29-8833-7252 Indianapolis China - Xiamen Noblesville, IN Tel: 34-66-90399 Noblesville, IN Tel: 86-592-2388138 Tel: 86-592-2388138 Tel: 86-756-3210040 Tel: 31-773-8453 Tel: 86-756-3210040 Tel: 31-773-8453 Tel: 86-756-3210040 Tel: 31-73-80-2380 Los Angeles Mission Viejo, CA Tel: 949-462-9523 Tel: 949-462-9608 Tel: 941-273-7800 Raleigh, NC Tel: 919-844-7510 New York, NY Tel: 631-435-6000 San Jose, CA Tel: 408-735-9110 Tel: 408-735-9110 Tel: 408-735-9100 Tel: 408-735-9100 Tel: 408-336-4270 Canada - Toronto Tel: 905-695-1980	Detroit	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
Houston, TX	Novi, MI	China - Wuhan		Fax: 39-0331-466781
Houston, TX	Tel: 248-848-4000	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padova
Indianapolis	Houston, TX	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
Noblesville, IN Tel: 86-592-2388138 China - Zhuhai Tel: 317-773-8323 Tel: 317-773-5453 Tel: 86-756-3210040 Tel: 47-72884388 Tel: 47-72884388 Tel: 48-22-3325737 Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800 Raleigh, NC Tel: 919-844-7510 New York, NY Tel: 631-435-6000 San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270 Canada - Toronto Tel: 905-695-1980 Tel: 905-695-1980 Tel: 86-756-3210040 Tel: 46-31-704-60-340 Tel: 47-72884388 Poland - Warsaw Tel: 47-72884388 Poland - Warsaw Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Tel: 46-31-704-60-40 Tel: 46-31-704-60-40 Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5820	Tel: 281-894-5983	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen
Tel: 317-773-8323	Indianapolis	China - Xiamen		Tel: 31-416-690399
Fax: 317-773-5453 Tel: 86-756-3210040 Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800 Raleigh, NC Tel: 919-844-7510 New York, NY Tel: 631-435-6000 San Jose, CA Tel: 408-735-9110 Tel: 408-735-9110 Tel: 408-436-4270 Canada - Toronto Tel: 905-695-1980 Tel: 86-756-3210040 Tel: 86-756-3210040 Tel: 86-756-3210040 Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 408-735-9110 Tel: 408-735-9110 Tel: 408-735-9110 Tel: 408-136-4270 Tel: 408-735-9180	Noblesville, IN	Tel: 86-592-2388138		Fax: 31-416-690340
Fax: 317-773-5453 Tel: 86-756-3210040 Tel: 47-72884388 Tel: 317-536-2380 Poland - Warsaw Los Angeles Tel: 48-22-3325737 Mission Viejo, CA Romania - Bucharest Tel: 949-462-9523 Tel: 40-21-407-87-50 Fax: 949-462-9608 Spain - Madrid Tel: 951-273-7800 Tel: 34-91-708-08-90 Raleigh, NC Fax: 34-91-708-08-91 Tel: 919-844-7510 Sweden - Gothenberg New York, NY Tel: 46-31-704-60-40 Tel: 631-435-6000 Sweden - Stockholm Tel: 408-735-9110 UK - Wokingham Tel: 408-436-4270 Tel: 44-118-921-5800 Canada - Toronto Fax: 44-118-921-5820		China - Zhuhai		Norway - Trondheim
Los Angeles Tel: 48-22-3325737 Mission Viejo, CA Romania - Bucharest Tel: 949-462-9523 Tel: 40-21-407-87-50 Fax: 949-462-9608 Spain - Madrid Tel: 951-273-7800 Tel: 34-91-708-08-90 Raleigh, NC Fax: 34-91-708-08-91 Tel: 919-844-7510 Sweden - Gothenberg New York, NY Tel: 46-31-704-60-40 Tel: 631-435-6000 Sweden - Stockholm San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270 UK - Wokingham Tel: 408-436-4270 Fax: 44-118-921-5800 Canada - Toronto Fax: 44-118-921-5820	Fax: 317-773-5453	Tel: 86-756-3210040		
Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800 Raleigh, NC Tel: 919-844-7510 New York, NY Tel: 631-435-6000 San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270 Canada - Toronto Tel: 905-695-1980 Roward - Sucharia - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Tel: 34-91-708-08-91 Tel: 34-91-708-08-91 Tel: 46-31-704-60-40 Sweden - Gothenberg Tel: 46-31-704-60-40 Tel: 46-8-5090-4654 UK - Wokingham Tel: 408-436-4270 Fax: 44-118-921-5820	Tel: 317-536-2380			Poland - Warsaw
Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800 Raleigh, NC Tel: 919-844-7510 New York, NY Tel: 631-435-6000 San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270 Canada - Toronto Tel: 905-695-1980 Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820	Los Angeles			Tel: 48-22-3325737
Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800 Raleigh, NC Tel: 919-844-7510 New York, NY Tel: 631-435-6000 San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270 Canada - Toronto Tel: 905-695-1980 Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820	Mission Viejo, CA			Romania - Bucharest
Tel: 951-273-7800 Raleigh, NC Tel: 919-844-7510 New York, NY Tel: 631-435-6000 San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270 Canada - Toronto Tel: 905-695-1980 Tel: 34-91-708-08-90 Fax: 34-91-708-08-90 Fax: 34-91-708-08-90 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800	=			Tel: 40-21-407-87-50
Raleigh, NC Fax: 34-91-708-08-91 Tel: 919-844-7510 Sweden - Gothenberg New York, NY Tel: 46-31-704-60-40 Tel: 631-435-6000 Sweden - Stockholm San Jose, CA Tel: 46-8-5090-4654 Tel: 408-735-9110 UK - Wokingham Tel: 408-436-4270 Tel: 44-118-921-5800 Canada - Toronto Fax: 44-118-921-5820 Tel: 905-695-1980 Tel: 44-118-921-5820	Fax: 949-462-9608			Spain - Madrid
Raleigh, NC Fax: 34-91-708-08-91 Tel: 919-844-7510 Sweden - Gothenberg New York, NY Tel: 46-31-704-60-40 San Jose, CA Sweden - Stockholm Tel: 408-735-9110 UK - Wokingham Tel: 408-436-4270 Tel: 44-118-921-5800 Canada - Toronto Fax: 44-118-921-5820 Tel: 905-695-1980 Tel: 48-470-470	Tel: 951-273-7800			Tel: 34-91-708-08-90
New York, NY Tel: 46-31-704-60-40 Tel: 631-435-6000 Sweden - Stockholm San Jose, CA Tel: 46-8-5090-4654 Tel: 408-735-9110 UK - Wokingham Tel: 408-436-4270 Tel: 44-118-921-5800 Canada - Toronto Fax: 44-118-921-5820 Tel: 905-695-1980 Fax: 44-118-921-5820				Fax: 34-91-708-08-91
Tel: 631-435-6000 San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270 Canada - Toronto Tel: 905-695-1980 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820	Tel: 919-844-7510			Sweden - Gothenberg
Tel: 631-435-6000 Sweden - Stockholm San Jose, CA Tel: 46-8-5090-4654 Tel: 408-735-9110 UK - Wokingham Tel: 408-436-4270 Tel: 44-118-921-5800 Canada - Toronto Fax: 44-118-921-5820 Tel: 905-695-1980 Fax: 44-118-921-5820	New York, NY			_
Tel: 408-735-9110 Tel: 408-436-4270 Canada - Toronto Tel: 905-695-1980 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820	·			Sweden - Stockholm
Tel: 408-735-9110 Tel: 408-436-4270 Canada - Toronto Tel: 905-695-1980 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820	San Jose, CA			Tel: 46-8-5090-4654
Tel: 408-436-4270 Tel: 44-118-921-5800 Canada - Toronto Tel: 905-695-1980 Tel: 905-695-1980				UK - Wokingham
Canada - Toronto Fax: 44-118-921-5820 Tel: 905-695-1980 Fax: 44-118-921-5820				_
Tel: 905-695-1980				
FaX: 905-695-2078	Fax: 905-695-2078			