Computer Organization HW04-1

- 2.1 sign-extend: 0000 0000 0000 0000 0101 0000 0010 0010 shift left: 0/0/ 10/0 0/0/ 0/00 0000 1000 1000
- instruction [3/26] = 000000 + R-formet Orcode [120] = 10, instruction [520] = 100010
- z.3 PC+=4, PC → Add4 → branch MUX → jump MUX*
- 2.4 (1) Reg Dst MUX: 01010 = 10 **
 - 19 ALUSTO MUX: 3 *
 - 13) PCSTC MUX: PC+4 *
 - 4) Memtokeg MUX: 14 (4 7)
 - 1) ALV: 4, 3*
 - 12) Add: PC, 4#
 - (3) Add (ALV result): PC+4, 0000 0000 0001 0100 0000 1000 1000 #
 - 1) Read Register 1: 11
- (3) Write Register: 10 (5) Reg Write: 14

- (2) Read Register 2: 9*
- (4) write Data: 1 #

shite lefe 2 (x4)

3.1 ALUOP or ALUATO, they need to generated during keg. Access (250ps),
In this way, ALUATO can enable kend Data to pass through Mux (100ps) in the sharest time.
As for ALUap. All control (100ps) signal can be generated in the sharest time.

Keep the ALU input delay at 100ps.

4.1

I-Mem + legisters + ALV + Dara-Mem + MVX + Registers 500 + 250 + 150 + 400 + 50 + 250 = 1600 15 500 + 250 + 450 + 400 + 50 + 250 = 1900 15 $4.2 \frac{1600}{0.95 \times 1900} = 0.886$ 4 $6.95 \times 1900 = 0.886$ 4 $7 \times 1900 + 2 \times 30 + 3 \times 20 + 80 + 200 + 1600 + 500 = 3600$ 3600/4/00 = 0.99/4 1100 + 60 + 60 + 50 + 500 + 1600 + 500 = 4000