

6.1 Liste de publications

Articles de journaux

- [MAS08] Frédéric Mallet, Charles André, and Robert de Simone. “CCSL: specifying clock constraints with UML/Marte”. In: *Innovations in Systems and Software Engineering* 4.3 (2008), pp. 309–314. DOI: 10.1007/s11334-008-0055-2.
- [AM09b] Charles André and Frédéric Mallet. “Modèle de contraintes temporelles pour systèmes polychrones”. In: *Journal Européens des Systèmes Automatisés* 7–9.43 (2009), pp. 725–739.
- [AM09c] Charles André and Frédéric Mallet. “Modèles de temps de MARTE et CCSL”. In: *Génie Logiciel* 89 (2009), pp. 44–49.
- [MAL10] Frédéric Mallet, Charles André, and François Lagarde. “Un processus automatique pour concevoir les profils UML”. In: *Technique et Sciences Informatiques* 29.4–5 (May 2010), pp. 391–419.
- [Mal+10] Frédéric Mallet et al. “The clock constraint specification language for building timed causality models”. In: *Innovations in Systems and Software Engineering* 6.1–2 (2010), pp. 99–106.
- [MAS11] Frédéric Mallet, Charles André, and Robert de Simone. “Logical time: specification vs. implementation”. In: *ACM SIGSOFT Software Engineering Notes* 36.1 (2011), pp. 1–8. DOI: <http://doi.acm.org/10.1145/1921532.1921554>.
- [Gli+12] Calin Glitia et al. “Progressive and explicit refinement of scheduling for multidimensional data-flow applications using UML/Marte”. In: *Design Automation for Embedded Systems* 16 (2 2012), pp. 137–169. ISSN: 0929-5585. DOI: <http://dx.doi.org/10.1007/s10617-012-9093-y>.
- [Liu+13] Jing Liu et al. “Hybrid MARTE statecharts”. In: *Frontiers of Computer Science* 7.1 (2013), pp. 95–108.
- [Mil+13] Jean-Vivien Millo et al. “Scenario-based verification in presence of variability using a synchronous approach”. In: *Frontiers of Computer Science* 7.5 (2013), pp. 650–672.

Chapitres de livre

- [AMS08] Charles André, Frédéric Mallet, and Robert de Simone. “Modeling of AADL data-communications with UML Marte”. In: *Embedded Systems Specification and Design Languages*. Ed. by Eugenio Villar. Vol. 10. LNEE. Springer, May 2008. Chap. 11, pp. 150–170.

- [MS09] Frédéric Mallet and Robert de Simone. “MARTE vs. AADL for Discrete-Event and Discrete-Time Domains”. In: *Languages for Embedded Systems and their Applications*. Ed. by Martin Radetzki. Vol. 36. LNEE. Springer, Apr. 2009. Chap. 2, pp. 27–41. ISBN: 978-1-4020-9713-3. DOI: [10.1007/978-1-4020-9714-0_2](https://doi.org/10.1007/978-1-4020-9714-0_2).
- [And+10] Charles André et al. “The Time Model of Logical Clocks Available in the OMG MARTE Profile”. In: ed. by Sandeep K Shukla and Jean-Pierre Talpin. In *Synthesis of Embedded Software: Frameworks and Methodologies for Correctness by Construction Software Design*. Springer Science + Business Media, June 2010. Chap. 7, pp. 201–227. DOI: [http://dx.doi.org/10.1007/978-1-4419-6400-7_7](https://dx.doi.org/10.1007/978-1-4419-6400-7_7).
- [MAS10] Frédéric Mallet, Charles André, and Robert de Simone. “IP-Xact components with Abstract Time Characterization”. In: *Advances in Design Methods from Modeling Languages for Embedded Systems and SoCs*. Ed. by Dominique Borriane. Vol. 63. LNEE. Springer, July 2010. Chap. 1, pp. 3–18. DOI: [http://dx.doi.org/10.1007/978-90-481-9304-2_1](https://dx.doi.org/10.1007/978-90-481-9304-2_1).
- [GDM12a] Calin Glitia, Julien DeAntoni, and Frédéric Mallet. “Logical Time @ Work: Capturing Data Dependencies and Platform Constraints”. In: *System Specification and Design Languages*. Vol. 106. Lecture Notes in Electrical Engineering. Springer New York, 2012. Chap. 14, pp. 223–238. ISBN: 978-1-4614-1427-8. DOI: [http://dx.doi.org/10.1007/978-1-4614-1427-8_14](https://dx.doi.org/10.1007/978-1-4614-1427-8_14).
- [Bou+14] Michel Bourdellès et al. “Fostering Analysis from Industrial Embedded Systemis Modeling”. In: *Handbook of Research on Embedded Systems Design*. IGI-Global, 2014. Chap. 11, pp. 283–300.
- [Mal+14] Frédéric Mallet et al. “UML MARTE Time Model and Its Clock Constraint Specification Language”. In: *Handbook of Research on Embedded Systems Design*. IGI-Global, 2014. Chap. 2, pp. 29–51. DOI: [10.4018/978-1-4666-6194-3.ch002](https://doi.org/10.4018/978-1-4666-6194-3.ch002).

Actes de conférences internationales

- [MBD98a] Frédéric Mallet, Fernand Boéri, and Jean-Francois Duboc. “Hardware Architecture Modelling using an Object-oriented method”. In: *Euromicro Conference*. Vol. I. Vasteras, Sweden: IEEE Computer Press, Aug. 1998, pp. 147–153. DOI: [10.1109/EURMIC.1998.711789](https://doi.org/10.1109/EURMIC.1998.711789).
- [MBD98b] Frédéric Mallet, Fernand Boéri, and Jean-Francois Duboc. “Hardware Modelling and Simulation using an Object-oriented method”. In: *European Simulation Multiconference (ESM’98)*. SCS. June 1998, pp. 166–168.

- [MAPF06] Frédéric Mallet, Charles André, and Marie-Agnès Peraldi-Frati. “From UML to Petri Nets for non functional Property Verification”. In: *International Symposium on Industrial Embedded Systems (IES ’06)*. Antibes Juan-Les-Pins: IEEE, Oct. 2006, pp. 1–9. DOI: 10.1109/IES.2006.357475.
- [AMPF07a] Charles André, Frédéric Mallet, and Marie-Agnès Peraldi-Frati. “A multiform time approach to real-time system modeling; Application to an automotive system”. In: *IEEE Second International Symposium on Industrial Embedded Systems (SIES’07)*. IEEE, July 2007, pp. 234–241. DOI: 10.1109/SIES.2007.4297340.
- [AMPF07b] Charles André, Frédéric Mallet, and Marie-Agnès Peraldi-Frati. “Multiform Time in UML for Real-time Embedded Applications”. In: *13th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA’07)*. IEEE Computer Society, Aug. 2007, pp. 232–240. DOI: 10.1109/RTCSA.2007.51.
- [AMS07] Charles André, Frédéric Mallet, and Robert de Simone. “Modeling Time(s)”. In: *Model Driven Engineering Languages and Systems*. Vol. 4735. Lecture Notes in Computer Science. Springer, 2007, pp. 559–573. DOI: 10.1007/978-3-540-75209-7_38.
- [MAS07] Frédéric Mallet, Charles André, and Robert de Simone. “Modeling of immediate vs. delayed data communications: from AADL to UML Marte”. In: *Forum on specification and Design Languages (FDL’07)*. ECSI, Sept. 2007, pp. 249–254.
- [SAM07] Robert de Simone, Charles André, and Frédéric Mallet. “Time Modeling in MARTE”. In: *Forum on specification and Design Languages (FDL’07)*. ECSI, Sept. 2007, pp. 268–273.
- [LMS08] Su-Young Lee, Frédéric Mallet, and Robert De Simone. “Dealing with AADL End-to-end Flow Latency with UML MARTE”. In: *13th International Conference on Engineering of Complex Computer Systems (ICECCS’08)*. Belfast, UK: IEEE Computer Society, Apr. 2008, pp. 228–233. DOI: 10.1109/ICECCS.2008.14.
- [MSR08] Frédéric Mallet, Robert de Simone, and Laurent Rioux. “Event-triggered vs. time-triggered communications with UML Marte”. In: *Forum on Specification, Verification and Design Languages (FDL’08)*. Sept. 2008, pp. 154–159. DOI: 10.1109/FDL.2008.4641438.
- [AM09d] Charles André and Frédéric Mallet. “Specification and Verification of Time Requirements with CCSL and Esterel”. In: *LCTES*. Ed. by Christoph M. Kirsch and Mahmut T. Kandemir. Dublin, Ireland: ACM, June 2009, pp. 167–176. ISBN: 978-1-60558-356-3.

- [MA09] Frédéric Mallet and Charles André. “On the Semantics of UML/Marte Clock Constraints”. In: *ISORC*. Tokyo, Japan: IEEE Computer Society, Mar. 2009, pp. 305–312. DOI: 10.1109/ISORC.2009.27.
- [MAD09] Frédéric Mallet, Charles André, and Julien DeAntoni. “Executing AADL Models with UML/Marte”. In: *ICECCS*. Potsdam, Germany: IEEE Computer Society, June 2009, pp. 371–376. DOI: 10.1109/ICECCS.2009.10.
- [MPA09] Frédéric Mallet, Marie-Agnes Peraldi-Frati, and Charles André. “Marte CCSL to execute East-ADL Timing Requirements”. In: *ISORC*. Tokyo, Japan: IEEE Computer Society, Mar. 2009, pp. 249–253. DOI: 10.1109/ISORC.2009.18.
- [Mal+09] Frédéric Mallet et al. “An Automated Process for Implementing Multilevel Domain Models”. In: *SLE*. Ed. by Mark van den Brand, Dragan Gasevic, and Jeff Gray. Vol. 5969. Lecture Notes in Computer Science. Springer, 2009, pp. 314–333. ISBN: 978-3-642-12106-7.
- [Meh+09] Aamir Mehmood Khan et al. “IP-XACT components with abstract time characterization”. In: *Forum on specification, verification and design languages, FDL 2009*. Sophia-Antipolis, F, Sept. 2009, pp. xx–xx.
- [AMD10] Charles André, Frédéric Mallet, and Julien DeAntoni. “VHDL Observers for Clock Constraint Checking”. In: *SIES*. IEEE, 2010, pp. 98–107. ISBN: 978-1-4244-5840-0. DOI: <http://dx.doi.org/10.1109/SIES.2010.5551372>.
- [DeA+10] Julien DeAntoni et al. “RT-simex: retro-analysis of execution traces”. In: *SIGSOFT FSE*. Ed. by Gruia-Catalin Roman and Kevin J. Sullivan. ACM, 2010, pp. 377–378. ISBN: 978-1-60558-791-2. DOI: <http://doi.acm.org/10.1145/1882291.1882357>.
- [GDM10] Calin Glitia, Julien DeAntoni, and Frédéric Mallet. “Logical Time at Work: Capturing Data Dependencies and Platform Constraints”. In: *FDL*. Ed. by Adam Morawiec and Jinnie Hinderscheit. ECSI, Electronic Chips & Systems design Initiative, 2010, pp. 241–248. DOI: <http://dx.doi.org/10.1049/ic.2010.0159>.
- [Che+11] Xiaohong Chen et al. “Modeling Timing Requirements in Problem Frames Using CCSL”. In: *18th Asia Pacific Software Engineering Conference (APSEC’11)*. Ho Chi Minh Ville, Vietnam, 2011.
- [GDM11a] Kelly Garcés, Julien DeAntoni, and Frédéric Mallet. “A Model-Based Approach for Reconciliation of Polychronous Execution Traces”. In: *EUROMICRO-SEAA*. Oulu, Finland: IEEE, 2011, pp. 259–266. ISBN: 978-1-4577-1027-8. DOI: <http://doi.ieeeecomputersociety.org/10.1109/SEAA.2011.47>.

- [GMD11] Régis Gascon, Frédéric Mallet, and Julien DeAntoni. “Logical Time and Temporal Logics: Comparing UML MARTE/CCSL and PSL”. In: *TIME*. Ed. by Carlo Combi, Martin Leucker, and Frank Wolter. Lübeck, Germany: IEEE, 2011, pp. 141–148. ISBN: 978-1-4577-1242-5. DOI: <http://doi.ieeecomputersociety.org/10.1109/TIME.2011.10>.
- [GDM11c] Carlos Gomez, Julien Deantoni, and Frédéric Mallet. “Semantic Multi-View model for Low-Power”. In: *Journées nationales IDM, CAL, et du GDR GPL*. Lille, France, June 2011, p. 19. URL: <http://hal.inria.fr/hal-00596239/en>.
- [LE +11] Jean-François LE TALLEC et al. “Combining SystemC, IP-XACT and UML-MARTE in model-based SoC design”. In: *Proceedings of the 2011 Workshop on Model Based Engineering for Embedded Systems Design*. M-BED’2011. Grenoble, France, 2011.
- [Per+11] Isabelle Perseil et al. “An Efficient Modeling and Execution Framework for Complex Systems Development”. In: *ICECCS*. Ed. by Isabelle Perseil, Karin Breitman, and Roy Sterritt. IEEE Computer Society, 2011, pp. 317–331. DOI: <http://dx.doi.org/10.1109/ICECCS.2011.38>.
- [YML11] Ling Yin, Frédéric Mallet, and Jing Liu. “Verification of MARTE/CCSL Time Requirements in Promela/SPIN”. In: *ICECCS*. Ed. by Isabelle Perseil, Karin Breitman, and Roy Sterritt. IEEE Computer Society, 2011, pp. 65–74. DOI: <http://dx.doi.org/10.1109/ICECCS.2011.14>.
- [DM12] Julien Deantoni and Frédéric Mallet. “TimeSquare: Treat your Models with Logical Time”. In: *TOOLS (50)*. Ed. by Carlo A. Furia and Sebastian Nanz. Vol. 7304. Lecture Notes in Computer Science. Springer, 2012, pp. 34–41. ISBN: 978-3-642-30560-3. DOI: http://dx.doi.org/10.1007/978-3-642-30561-0_4.
- [GDM12b] Carlos Gomez, Julien DeAntoni, and Frédéric Mallet. “Multi-view Power Modeling Based on UML, MARTE and SysML”. In: *EUROMICRO-SEAA*. Ed. by Vittorio Cortellessa, Henry Mucini, and Onur Demirörs. IEEE Computer Society, 2012, pp. 17–20. ISBN: 978-1-4673-2451-9. DOI: <http://doi.ieeecomputersociety.org/10.1109/SEAA.2012.66>.
- [Liu+12] Ziwei Liu et al. “Formal Specification of Hybrid MARTE Statecharts”. In: *TASE*. Ed. by Tiziana Margaria, Zongyan Qiu, and Hongli Yang. IEEE, 2012, pp. 59–66. ISBN: 978-0-7695-4751-0.
- [Mal12] Frédéric Mallet. “Automatic generation of observers from MARTE/CCSL”. In: *RSP*. Tampere, Finland: IEEE, 2012, pp. 86–92. ISBN: 978-1-4673-2786-2. DOI: <http://dx.doi.org/10.1109/RSP.2012.6380695>.

- [Com+13] Benoît Combemale et al. “Reifying Concurrency for Executable Metamodeling”. In: *6th Int. Conf. on Software Language Engineering - SLE 2013*. Vol. 8225. Lecture Notes in Computer Science. Indianapolis, IN, USA: Springer, Oct. 2013, pp. 365–384. ISBN: 978-3-319-02653-4. DOI: http://dx.doi.org/10.1007/978-3-319-02654-1_20.
- [Gok+13a] Arda Goknil et al. “Analysis Support for TADL2 Timing Constraints on EAST-ADL Models”. In: *European Conference Software Architecture - ECSA ’13*. Vol. 7957. Lecture Notes in Computer Science. Springer, 2013, pp. 89–105. ISBN: 978-3-642-39030-2. DOI: http://dx.doi.org/10.1007/978-3-642-39031-9_8.
- [Gok+13b] Arda Goknil et al. “Tool Support for the Analysis of TADL2 Timing Constraints Using TimeSquare”. In: *Int. Conf. on Engineering of Complex Computer Systems*. Singapore: IEEE, July 2013, pp. 145–154. DOI: <http://dx.doi.org/10.1109/ICECCS.2013.28>.
- [Mal13] Frédéric Mallet. “UML Profile for MARTE: Time Model and CCSL”. In: *ICTERI*. Ed. by Vadim Ermolayev et al. Vol. 1000. CEUR Workshop Proceedings. CEUR-WS.org, 2013, pp. 289–294.
- [MM13] Frédéric Mallet and Jean-Vivien Millo. “Boundedness issues in CCSL specifications”. In: *Formal Methods and Software Engineering - ICFEM 2013*. Vol. 8144. Lecture Notes in Computer Science. Springer, 2013, pp. 20–35.
- [MMS13] Frédéric Mallet, Jean-Vivien Millo, and Robert de Simone. “Safe CCSL specifications and marked graphs”. In: *11th ACM/IEEE Int. Conf. on Formal Methods and Models for Codesign (MEMOCODE)*. IEEE, 2013, pp. 157–166. ISBN: 978-1-4799-0903-2.
- [RM13] Yuliia Romenska and Frédéric Mallet. “Lazy Parallel Synchronous Composition of Infinite Transition Systems”. In: *ICTERI*. Ed. by Vadim Ermolayev et al. Vol. 1000. CEUR Workshop Proceedings. CEUR-WS.org, 2013, pp. 130–145.
- [Sur+13] Jagadish Suryadevara et al. “Verifying MARTE/CCSL Mode Behaviors Using UPPAAL”. In: *Software Engineering and Formal Methods - SEFM ’13*. Vol. 8137. Lecture Notes in Computer Science. Madrid, Spain: Springer, Sept. 2013, pp. 1–15. ISBN: 978-3-642-40560-0. DOI: http://dx.doi.org/10.1007/978-3-642-40561-7_1.
- [Yin+13] Ling Yin et al. “Schedulability Analysis with CCSL Specifications”. In: *20th Asia-Pacific Software Engineering Conference, APSEC 2013*. Vol. 1. Ratchathewi, Bangkok, Thailand, 2013, pp. 414–421. DOI: [10.1109/APSEC.2013.62](http://dx.doi.org/10.1109/APSEC.2013.62).

- [Zar+13] Iryna Zaretska et al. “Clocks Model for Specification and Analysis of Timing in Real-Time Embedded Systems”. In: *ICTERI*. Ed. by Vadim Ermolayev et al. Vol. 1000. CEUR Workshop Proceedings. CEUR-WS.org, 2013, pp. 475–489.
- [Khe+14] Amani Khecharem et al. “Execution of heterogeneous models for thermal analysis with a multi-view approach”. In: *Proceedings of the 2014 Forum on Specification and Design Languages, FDL 2014*. Munich, Germany: IEEE, 2014, pp. 1–8. ISBN: 978-2-9530504-9-3. DOI: 10.1109/FDL.2014.7119366.
- [MZ14] Frédéric Mallet and Grygoriy Zholtkevych. “Coalgebraic Semantic Model for the Clock Constraint Specification Language”. In: *Formal Techniques for Safety-Critical Systems - Third International Workshop, FTSCS 2014*. Ed. by Cyrille Artho and Peter Csaba Ölveczky. Vol. 476. Communications in Computer and Information Science. Revised Selected Papers. Luxembourg: Springer, 2014, pp. 174–188. ISBN: 978-3-319-17580-5. DOI: 10.1007/978-3-319-17581-2_12.
- [ZMC14] Yuanrui Zhang, Frédéric Mallet, and Yixiang Chen. “Timed Automata Semantics of Spatial-Temporal Consistency Language STeC”. In: *2014 Theoretical Aspects of Software Engineering Conference, TASE*. Changsha, China, 2014, pp. 201–208. DOI: 10.1109/TASE.2014.10.