Appendix A Solutions

GA-Q01

$\lceil 1000000/256 \rceil = 3907$ blocks. The first 3906 cover 999936 elements, leaving 64 useful threads and 192 out-of-range threads in the last block.

The first index is block zero, thread zero, global zero. The last is block 3906, thread 63, global 999999.

Shared memory alone permits $\lfloor 48/12 \rfloor = 4$ blocks. The question explicitly leaves other resources unconstrained. Borrowing the 768-thread limit from GA-Q05 would answer a different question, in which the minimum would instead be three.

GA-Q02

Two mutually exclusive equal-length paths need two masked passes. Useful lane work is $5 + 27 = 32$, while capacity is $2(32) = 64$, giving 50%.

With no else body, if-body utilization is $5/32 = 15.625\%$. Predication can remove branch/reconvergence overhead but still occupies instruction issue. A false predicate suppresses that lane's operation and must not be counted as a guaranteed memory transaction. The net result depends on code length and target execution rules.

GA-Q03

Consecutive aligned words occupy 128 bytes, four sectors. Eight-word stride is 32 bytes, placing each lane in a distinct sector: 32 sectors, 1024 transferred sector bytes for 128 useful bytes, or 12.5%.

Starting four bytes into a sector makes the 128-byte interval span five sectors. The first and last are partially useful. Real transaction grouping can differ from this sector count.

DRAM rows, banks, channel balance, cache filtering, latency, and outstanding-request count affect achieved rate. Sector locality does not establish enough concurrency to saturate memory.

GA-Q04

Consecutive indices visit all banks once, without conflict. Stride 32 uses one bank at 32 different addresses, forming a 32-way conflict under this model.

The exact same address can broadcast, so it need not be a 32-way conflict. Different addresses in one bank are the relevant contention.

Appendix A Solutions (continued)

Padding a 32-word row stride to 33 can spread transpose accesses across banks. It consumes space and can reduce residency; other phases may have different patterns. Synchronization and actual bank rules must still be measured.

GA-Q05

Resource	A's block limit
Threads	$768/256 = 3$
Blocks	8
Registers	$32768/(256 \times 32) = 4$
Shared	$48/16 = 3$

The minimum is three, giving 768 threads, 24 warps, and 100% theoretical occupancy.

At 128 threads/block with 16 KiB shared, the limits become six, eight, eight, and three. Three blocks give 384 threads and 50%. With shared use reduced to eight KiB, its limit rises to six, so six blocks restore 768 resident threads.

A 50%-occupancy kernel may exploit more registers, ILP, reuse, or less contention. If enough warps already cover latency, additional warps can add traffic without useful work. Occupancy is a resource count, not a throughput proof.

GA-Q06

Row zero contains (column 0, value 3) and (2, −1). Row one contains (1, 4). Row two contains (0, 2) and (2, 5).

$$y_0 = 3(2) - 1(3) = 3, \quad y_1 = 4(10) = 40, \quad y_2 = 2(2) + 5(3) = 19.$$

Thus $y = [3, 40, 19]$. With one warp per these short rows, at most 2/32, 1/32, and 2/32 lanes perform useful nonzero work in the first pass. Longer row-length variation also produces unequal completion across warps. In a thread-per-row mapping, unequal row loops instead mask different threads within the same warp.

Repeated indirect reads of x can benefit from reuse. Explicit staging loses if the footprint is large, reuse low, synchronization expensive, or ordinary caches already serve x efficiently. Compare saved traffic against staging cost rather than assuming shared memory is necessary.

Appendix A Solutions (continued)

GA-Q07

Ridge intensity is $250/320 = .78125$ FLOP/byte. A's memory ceiling is $.3(320) = 96$ GFLOP/s and its overall ceiling is 96. B's bandwidth product is 1280, so compute limits it to 250.

The purported measurement gives $1.2 \times 10^9/.005 = 240$ GFLOP/s, above A's 96-GFLOP/s ceiling. These inputs are inconsistent if 320 GB/s is an applicable upper bandwidth limit for the same phase.

Check whether the intensity counts actual DRAM bytes, whether data are cached, whether timing excludes transfers or a phase, whether FLOPs were double-counted, whether 320 GB/s is an applicable upper bandwidth limit for that phase, and whether units differ. Divergence, extra transactions, or transfer overhead can reduce performance; they cannot by themselves explain a rate above an otherwise valid upper bound.

For the separate hierarchical phase,

$$I_D = \frac{10^9}{0.25 \times 10^9} = 4, \qquad I_S = \frac{10^9}{4 \times 10^9} = 0.25.$$

$$P_D \le \min(1000, 4(100)) = 400, \quad P_S \le \min(1000, 0.25(1000)) = 250 \quad (\text{GFLOP/s}).$$

$$P \le \min(1000, 400, 250) = 250 \text{ GFLOP/s},$$

$$T_C = 1 \text{ ms}, \quad T_D = 2.5 \text{ ms}, \quad T_S = 4 \text{ ms}, \quad T \ge \max(1, 2.5, 4) = 4 \text{ ms}.$$

DRAM (4,400) and shared (0.25,250) lie on their respective slopes. The shared plateau remains 1000; 250 is the combined bound, not its entire horizontal roof.

GA-Q08

Useful=8(2)+24(6)=160; issued=32(2+6)=256; utilization=62.5%. The numerator weights each path's active lanes by its length. One-half assumes equal lengths and both paths issued. With B empty and all 32 lanes on A, only two instructions issue, giving 64/64=100%. Kernel/CPU speedup also requires instruction timing, memory waits, synchronization, launch/copies, and a CPU baseline.

GA-Q09

Addresses 0, 8,.., 248 map to floor (i/4), eight sectors 0..7. Useful 128 bytes/256=50%. Addresses 28+4i span bytes 28..155 and sectors 0..4, five sectors:128/160=80%. Stride 128 gives 32 sectors:128/1024=12.5%. This is one interface request, not necessarily downstream DRAM traffic.

Appendix A Solutions (continued)

Bank 34 i mod 32=2 i mod 32 has period 16, so 16 banks each serve two distinct words. Bank 35 i mod 32=3 i mod 32 has gcd (3, 32)=1, and all 32 banks differ. Generally the period is 32/gcd (L, 32), and each bank receives gcd (L, 32) distinct words under the stated unswizzled, single-port model.

Padding can cross a residency threshold, such as three blocks becoming two. Extra barriers, worse other-phase layout, and lower occupancy may offset the one-read gain. Compare complete same-workload elapsed time.

GA-Q10

Step	Array
padded	[2, 0, 1, 3, 4, 0, 0, 0]
up 1	[2, 2, 1, 4, 4, 4, 0, 0]
up 2	[2, 2, 1, 6, 4, 4, 0, 4]
up 4	[2, 2, 1, 6, 4, 4, 0, 10]
root 0	[2, 2, 1, 6, 4, 4, 0, 0]
down 4	[2, 2, 1, 0, 4, 4, 0, 6]
down d=2	[2, 0, 1, 2, 4, 6, 0, 10]
down 1	[0, 2, 2, 3, 6, 10, 10, 10]

Original outputs are [0, 2, 2, 3, 6], saved total 10. Up/down each use seven additions, total 14, and three levels each, total six, plus constant setup/synchronization. Padding preserves the sum but adds no original elements to output.

The parent prefix p is the sum before its interval. Up-sweep supplies its left subtree total t. The left child needs p; the right child needs p+t. Root prefix 0 is correct because no elements precede it. Induction on depth proves every leaf gets sum (a[0:i]), for all valid integer inputs. Each local block starts at zero, omitting preceding blocks. Scan block sums and add offsets; otherwise the second block's first output is incorrectly 0 rather than the first block sum.

GA-Q11

z=[0, 0, 0, 1, 0, 0, 1, 1], exclusive Zi=[0, 0, 0, 0, 1, 1, 1, 2], Z=3. Destinations are [3, 4, 5, 0, 6, 7, 1, 2].

Appendix A Solutions (continued)

Completed bit	Identity-preserving order
0	[(0, d),(2, g),(6, h),(5, a),(1, b),(5, c),(1, e),(7, f)]
1	[(0, d),(5, a),(1, b),(5, c),(1, e),(2, g),(6, h),(7, f)]
2	[(0, d),(1, b),(1, e),(2, g),(5, a),(5, c),(6, h),(7, f)]

The jth zero has j zeros before it and goes to j, covering 0..Z−1. The jth one goes to Z+j, covering Z..N−1. Disjoint intervals cover every destination once, so scatter has no write collision. Increasing destinations preserve original order. A later same-high-bit group reversing [0, 1] to [1, 0] would destroy the low-bit invariant; stability is required for the induction. Duplicate identities a/c and b/e retain their order.

GA-Q12

$$a_0 = 3/2^2 = 3/4, \quad a_1 = -2/2^2 = -1/2, \quad F_0 = 2a_0 = 3/2, \quad F_1 = 3a_1 = -3/2.$$

Total force is zero. Acceleration sum 1/4 is compatible with unequal masses; conservation checks the mass-weighted sum.

Naive sources=N^2=64; tiled two blocks each read eight sources, total 16. Add eight my loads to obtain 72 versus 24. At 16 bytes/body, traffic is 1152 versus 384 bytes. Source traffic falls fourfold, total only threefold; do not divide every interface's traffic by four.

For N=10, B=4, last targets 8..11 have only two active outputs, but all four threads load and reach barriers. At source base 8, threads 0/1 load bodies 8/9, threads 2/3 load identities; compute only two valid sources. Early exit can omit required participants or their source loads. Predicate output work rather than skipping collective synchronization.

$$T_{GPU}(K) = 16.777216 + 2.02K \text{ ms}, \qquad T_{CPU} = 25K.$$

$$25K/(16.777216 + 2.02K) \geq 5 \Rightarrow 14.9K \geq 83.88608 \Rightarrow K \geq 5.62994.$$

Minimum K=6. It gives 150/28.897216=5.1908; K=5 gives 125/26.877216=4.6508. Retained data and no overlap are explicit premises; if every iteration copies, the model changes.

References and attribution

David A. Patterson and John L. Hennessy, Computer Organization and Design, Revised Fourth Edition, Appendix A; computer organization and structure (CSO) course slides.

Original educational synthesis by Lin Cing, licensed under CC BY 4.0.

https://github.com/xinhi6716/computer-science-self-study