Chapter 5 Exercises

State byte units, capacity excluding metadata, associativity, replacement, and miss-rate denominators.

CH05-Q01 Address fields

A 64-KiB data cache uses four ways, 64-byte blocks, 32-bit addresses, and LRU replacement. Data capacity excludes tags, valid/dirty bits, and replacement metadata.

1. Find blocks, sets, and tag/index/offset widths.
2. Decode `0x12345678` and `0x1a2b3c40`.
3. After installing the first address's block, does `0x12345658` hit that same block?
4. Give the first address's set and inclusive block-address range.

CH05-Q02 Associativity cost

Keep the preceding capacity, line size, and address width.

1. Give sets and parallel tag comparators per selected set for direct, two-way, four-way, and fully associative arrangements.
2. Compute total tag bits, excluding other metadata.
3. Why can lookup slow despite unchanged data capacity?
4. Must full associativity minimize AMAT?

CH05-Q03 CPI and AMAT

Model A has one-cycle hits, 6% misses, and 80 additional cycles per miss. Independently, Model B has base CPI 1.30, 2% instruction misses, 0.30 data references/instruction, 8% data misses, and 80-cycle penalties for either miss type.

1. Find Model A's AMAT.
2. Find Model B's instruction stalls, data stalls, and total CPI.
3. Find time for 200 million instructions at 2.5 GHz.
4. Explain why full-stall addition can overestimate an out-of-order execution's waiting time.

CH05-Q04 Fill bandwidth

A four-word block contains 16 bytes. Address transfer costs one bus cycle. Each memory activation costs 15 cycles, and transferring one word on a one-word-wide bus costs one cycle. A uses one-word memory and bus. B uses two-word memory and bus. C uses two-word memory but a one-word bus.

Chapter 5 Exercises (continued)

1. Compute fill time for all three.
2. Compute effective bytes/bus cycle.
3. Explain C's benefit and remaining limitation.
4. Repeat with 40-cycle activation. Which advantage dominates?

CH05-Q05 Multiple levels

L1 has hit time one cycle and local miss rate 4%. L2 lookup costs eight cycles on every L1 miss. L2 local miss rate is 25%. An L2 miss costs another 100 cycles.

1. Find global L2 miss rate.
2. Derive AMAT.
3. Compute the erroneous answer obtained by treating 25% as a global rate.
4. What fraction of L1 misses hit L2? What happens to global misses if L1 misses fall to 2% at unchanged L2 local rate?

CH05-Q06 Page translation

Use 32-bit VA, 4-KiB pages, four-byte PTEs, and two 1024-entry page-table levels. VA `0x00403abc` misses the TLB but finds a present PTE with PPN `0x0005f`.

1. Give offset width, VPN, and offset.
2. Compute a full single-level page table's size.
3. Give both ten-bit indices.
4. Compute PA. If write permission is zero and the access is a store, identify the fault.

CH05-Q07 Dirty-page recovery

Page V is absent. Its proposed frame F currently contains dirty page W.

1. State preservation and remapping order before overwriting F.
2. Why must a four-byte store not update architectural memory before fault recovery and authorization?
3. Why may PTE installation require TLB invalidation?
4. How do ASIDs help context switching, and why do they not replace permissions?

CH05-Q08 Write-back cache FSM

The four states are Idle, Compare Tag, Write-Back, Allocate. Memory has Ready 0 until completion.

Chapter 5 Exercises (continued)

1. Trace a clean read miss with exactly three Allocate cycles: Ready 0, Ready 0, Ready 1.
2. Trace a dirty write miss with one Ready cycle each for write-back and allocation.
3. When must request type and store data be saved?
4. Why must the dirty victim be preserved in memory or a safe buffer before allocation overwrites its storage? Which correctness state is lost otherwise?

CH05-Q09 MSI coherence

Use three-state write-back MSI. I has no valid copy. S permits multiple valid copies and requires current memory. M is the only valid cached copy and can leave memory stale. Both caches initially hold X in I; memory holds its old value. Execute P1 read X, P2 read X, P1 write X=1 after acquiring exclusivity, then an actual P2 read X causing a read miss/BusRd.

1. Trace both caches' states and memory consequences after every event.
2. Explain invalidation on the write.
3. Identify the supplier and value for the final read under basic MSI. Give both the former M owner's and requester's new states.
4. Explain why M in one cache and valid S in another is illegal. Distinguish coherence from cross-location memory consistency.

CH05-Q10 Three-C diagnosis

Case A uses a two-line direct cache with 16-byte blocks and trace `0x1000,0x1020,0x1000`. Case B uses a two-line fully associative LRU cache with the same block size and trace `0x1000,0x1040,0x1080,0x1000`.

1. Classify Case A's misses.
2. Classify Case B's misses under its explicit LRU rule.
3. Repeat Case A with the same capacity but two ways.
4. Propose a conflict reduction and state its possible hit-time or energy cost.

CH05-Q11 Dirty-victim trace and traffic

Use two-way, 64-byte blocks, four-byte stores, LRU, WB/WA. A/B/C/D map to one initially empty set; choose the lower-numbered empty way. Count payload only, no headers/acks or final flush. Access `R(A),R(B),W(A),W(C),W(D)`.

Chapter 5 Exercises (continued)

1. List physical ways, dirty bits, MRU/LRU, and victim each step.
2. Count block reads, dirty write-backs, and total block transfers.
3. Restart empty under WT/no-write-allocate. Count block reads, word writes, bytes, and final set; compare.
4. Prove dirty does not affect hit detection but omitting dirty eviction loses architectural data.

CH05-Q12 VIPT, page walk, and AMAT

A 32-bit system has 4 KiB pages, a two-level table with ten index bits per level, and a 32 KiB, two-way L1 with 32-byte blocks. VA=0x0badf00d misses the TLB.

1. Find VPN, page offset, cache sets, index/offset widths, and PIPT tag width. Can that tag alone identify physical blocks in this VIPT configuration?
2. Does the index fit the page offset? Use VA 0/0x1000 aliases to one physical page as a counterexample. Give a safe same-capacity way count.
3. PTBR=0x00800000, PTEs four bytes. L1 PTE has PPN `0x000031`. Find both PTE addresses. L2 PTE has PPN `0x0001a`, present 1, write 0. Find PA and distinguish read/store outcomes.
4. Two PTE reads cost 25 cycles each, walk management 10 cycles, and data-cache AMAT 3 cycles. Find total miss time and its ratio to a 3-cycle TLB-hit access.

CH05-Q13 Shadow-cache classification and design tradeoffs

All caches start empty with 64 B of data and 16 B blocks. Accesses are reads only, without prefetching or coherence invalidations. The 32-bit byte-address trace is `0x0000,0x0040,0x0000,0x0010,0x0020,0x0030,0x0040,0x0000,0x0010`.

1. Convert to block numbers and give the four-line DM tag/index/offset widths. Trace DM and an equally sized FA LRU shadow, recording hit/miss and post-access state. Classify **DM's misses**.
2. How many misses does each cache have? Can subtraction give the number of conflicts? Identify the two accesses whose differences cancel.
3. Repeat with a same-capacity two-way cache, using LRU independently in each set. List both sets after every access in LRU-to-MRU order and give the hit/miss pattern.
4. DM hit time is one cycle; two-way hit time is 1.25 cycles. Each miss adds P cycles and all references are serialized. Find total times at P=20 and the range of P for which two-way is faster.

Chapter 5 Exercises (continued)

References and attribution

David A. Patterson, John L. Hennessy. Computer Organization and Design: The Hardware/Software Interface, Revised Fourth Edition.

Original educational synthesis by Lin Cing. Original material is licensed under CC BY 4.0. The referenced textbook is not distributed with these notes.

https://github.com/xinhi6716/computer-science-self-study

Lin Cing
https://github.com/xinhi6716/computer-science-self-study