

毕 业 设 计 论 文

题 目： 基于单片机的转辙机功能模拟设计

系 部： 铁道系

专 业： 铁道信号自动控制

班 级： 1933

姓 名： 曾繁华

学 号： 201803023305

指导教师： 孙会祥

2021 年 12 月

**山东职业学院**

**毕业设计（论文）任务书**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 班 级 | 铁道信号1933 | | 学生姓名 | 曾繁华 | 指导教师 | 孙会祥 |
| 设计（论文）题目 | | | 基于单片机的转辙机功能模拟设计 | | | |
| 主要  研究  内容 | | 转辙机是用以可靠地转换道岔位置，改变道岔开通方向，锁闭道岔尖轨，反映道岔位置的重要的铁道信号基础设备，它可以很好地保证行车安全，提高运输效率，改善行车人员的劳动强度。  本课题在分析转辙机组成结构及工作原理的基础上，设计基于单片机并采用直流电动机或步进电机作为执行器的转辙机功能模拟装置，能够正确模拟转辙机的工作过程。根据设计要求完成系统软硬件设计、仿真并调试运行。 | | | | |
| 主要技  术指标  或研究  目标 | | 1.对转辙机模拟装置设计任务进行分析；  2.综述转辙机的实现方案，比较各方案的优缺点；  3.分析转辙机工作原理，提出基于单片机的转辙机模拟装置设计方案；  4.完成装置硬件原理图设计，确定元器件清单；搭建硬件装置及电路并仿真调试；  5.完成软件设计及软硬件联调仿真；  6.完成毕业设计论文。 | | | | |
| 基本  要求 | | 1.独立完成毕业设计工作；  2.设计合理、满足功能要求；  3.结构简单可行；  4.工作量充足 | | | | |
| 主要参  考资料  及文献 | | 1.铁路信号基础设备；  2.电子技术基础；  3.传感器与检测技术；  4.电路设计与仿真；  5.单片机应用技术；  6. CAD制图； | | | | |

# 摘 要

基于现实中转辙机结构及原理，使用eda辅助系统进行硬件结构设计。采用c语言、verilog硬件描述语言为通信控制单片机、cpld逻辑阵列分别提供提供软、硬逻辑。尤其设计相关芯片的编程器。使用G语言作为visa通讯界面，提供操作及测试环境。另外针对现有产品组件进行有许可的利用或改进，进一步降低系统复杂性和造价，提高安全稳定性。

**关键词： c；verilog hdl；avr；cpld；labview**

# 目 录

[摘 要 II](#_Toc97055834)

[目 录 III](#_Toc97055835)

[引 言 5](#_Toc97055836)

[第一章 需求转化及逻辑分析 6](#_Toc97055837)

[1.1单片机控制系统 6](#_Toc97055838)

[1.1.1执行条件框架 6](#_Toc97055839)

[1.1.2关系层次 7](#_Toc97055840)

[1.1.3接口器件及通讯可靠性 8](#_Toc97055841)

[1.1.4线路板设计应用可靠性 9](#_Toc97055842)

[1.1.5单片机选择 9](#_Toc97055843)

[1.1.6其他原件参数选取 9](#_Toc97055844)

[1.2cpld硬逻辑替换方案 10](#_Toc97055845)

[1.3工业cpci/pxi控制系统 10](#_Toc97055846)

[1.3.1labview上位机软件方案 11](#_Toc97055847)

[1.3.2psu电源设计方案 11](#_Toc97055848)

[第二章 硬件部分设计 14](#_Toc97055849)

[2.1 通用工业avr控制板设计 14](#_Toc97055850)

[2.1.1 电路原理图 14](#_Toc97055851)

[2.1.2 布线示例 15](#_Toc97055852)

[2.1.3 实物外形 16](#_Toc97055853)

[2.2替代性芯片内核架构设计 16](#_Toc97055854)

[2.2.1 硬件描述节选（verilog） 16](#_Toc97055855)

[2.2.2 流水线顶层结构及局部单元示意 23](#_Toc97055856)

[2.2.3芯片逻辑阵列分配 24](#_Toc97055857)

[2.2.4芯片物理时延设计 24](#_Toc97055858)

[2.2.5cpld封装验证 25](#_Toc97055859)

[2.3cpci兼容psu设计 25](#_Toc97055860)

[2.3.1电路原理图（部分） 25](#_Toc97055861)

[2.3.2 布线示例 27](#_Toc97055862)

[2.3.4仿真外形图 28](#_Toc97055863)

[2.4编程器设计 29](#_Toc97055864)

[2.4.1电路原理图 29](#_Toc97055865)

[2.4.2布线示例 30](#_Toc97055866)

[2.4.3仿真外形图（部分） 31](#_Toc97055867)

[第三章 软件部分设计 32](#_Toc97055868)

[3.1 单片机状态机程序 32](#_Toc97055869)

[3.1.1 单片机a代码（c） 32](#_Toc97055870)

[3.1.2 单片机b代码（c） 33](#_Toc97055871)

[3.2 avr studio单片机runtime 33](#_Toc97055872)

[3.2.1 输入输出高级库节选（c） 33](#_Toc97055873)

[3.2.2 bootloader（c\asm） 38](#_Toc97055874)

[3.3 cpld逻辑输入输出编写（verilog） 47](#_Toc97055875)

[3.4 labview visa通讯程序编写 47](#_Toc97055876)

[3.4.1 操作机 47](#_Toc97055877)

[3.4.2 电流监控机 49](#_Toc97055878)

[3.5编程器上位机软件代码节选 50](#_Toc97055879)

[结 论 51](#_Toc97055880)

[参 考 文 献 52](#_Toc97055881)

[附录A 公开发行许可证 54](#_Toc97055882)

[附录B NI专利信息 61](#_Toc97055883)

[致 谢 62](#_Toc97055884)

# 引 言

由于技术发展及开源运动引发大规模的技术更新换代，同样推动知识产权的进步发展。只有对于新技术的深入研发和积极认可，才能够始终保证技术的先进性。

本设计论文研究实际背景为对于电气结构的模拟，但此设计不局限于仿真，设计的模型具有实际可应用性及相对先进性.

本文参与讨论或直接使用的参考资料均为协议发行资料，故不存在版权纠纷。

本文中引用文献由于其公开特性等原因无任何授权，仅作相关引用。

任何参考形式及文件不代表本人立场。

主要参考资源、引用文献来源方式：Swiss Federal Institute of Intellectual Property、Universität Zürich、git-pip、wiki、sync-ipfs。

对应托管平台需予以履行许可说明的权利及义务。对于损害相关利益和对应知识产权保护法律条款，代表本人意愿的机构或个人有权发起诉讼、维权。详情参见附录A。

任何未经本人授权的二次开发及发布均视为侵权行为。非盈利性目的可自由使用内容，但应标注来源为本文。

本文使用Mozilla Public License 2.0为本文强制性知识产权许可，更多细节参见许可，所有未声明权利保留。

本设计论文中本设计项目未使用山东职业学院任何形式资源，特此声明。

# 需求转化及逻辑分析

## 1.1单片机控制系统

### 1.1.1执行条件框架

通用表述：

(1)进路处于锁闭状态．进路上的道岔应不能转换。

(2)道岔区段有车占用或道岔区段轨道电路发生故障。道岔不能转换。

(3)道岔一经起动．就应转换到底。

(4)道岔起动电路接通后．由于电路故障。道岔没有转动，此时应能自动切断起动电路。

(5)由于某种原因，道岔不能转换到底，应能使道岔操回原位。

(6)道岔转换到底，其起动电路应自动切断。

（7）位置表示

（8）失表报警

其对应需求为：

（1）外部保留-标志 切断电机 优先级：0

（2）外部占用-标志（复用保留-标志） 切断电机 优先级：0

（3）内部转换-标志 切断下级中断程序 优先级：1

（4）外部故障-标志（复用保留-标志） 切断电机 优先级：0

（5）外部操作-标志 调用运动子程序 优先级：3

（6）内部运行-标志 运行运动子程序 优先级：2

（7）内部显示-标志 反馈运行状态 优先级：3

（8）外部显示-标志 反馈运行状态 优先级：不确定

优先级为0的标志位脱离单片机执行为独立裁决执行机构，剩余优先级均为内部执行使用，无状态直接输出

因此为两套裁决系统：0级为cpld逻辑系统，剩余为单片机a

### 1.1.2关系层次

#### 1.1.1.1整体硬件关系

显示输出

控制输入

电源输入

信号输入

电机输出

CPLD逻辑输入输出

信号输出

监控单片机b

控制单片机a

**图1**

#### 1.1.2.1单片机a程序流程

首先上电后执行固件加载（仅运行一次），然后执行初始化结构，进行循环。

外部故障仲裁装置使用cpld（带步进电机控制器）。

图2

#### 1.1.2.1单片机b程序流程

首先上电后执行固件加载（仅运行一次），然后执行初始化结构，进行循环。

外部故障仲裁装置使用cpld（带步进电机控制器）。

图3

### 1.1.3接口器件及通讯可靠性

考虑到此控制系统应用环境恶劣，舍弃常用的快速插接件，（6脚牛角接口仅为固件调试接口，在实际应用中无与此接口连接的电缆）使用均为螺纹紧固的连接器，其中供电接头使用sma螺纹接头，通讯接口采用常见的d-sub 9接口（两侧螺丝连接），接线端子使用螺丝挤压式接线端子。该系统接口设计方案大大提高了安全性、免维护性、连接强度。

同时电源连接线与远距离串口线使用屏蔽线缆，再次保证其抗干扰性，使其能够在极端条件下正常工作，需要指出的是，由于rs232使用绝对电平进行通信，远距离传输时即使是采用屏蔽线也会造成不可避免的数据故障，因此在远距离传输（30m）以上时，通过附加rs-232转rs-485接头将其转换为相对差分电平延长传送距离，在更远情况（5km）下可考虑使用光端机进行流式传输。

上述均为无校验情况下的传输情况，在串口通讯其本身协议支持的范围内，降低通讯波特率，增加校验位也是一种使得无错误传输距离变长可行的方法。

以下单片机程序设计中均省略该步，需使用时只需在单片机的iolib和上位机的程序参数稍作更改即可。

### 1.1.4线路板设计应用可靠性

对于该线路板首先考虑的问题是其机械强度，使用玻纤复合电路板（8层玻璃纤维纺织层以上）可以大大提高线路板的抗老化性、以及柔韧度（相比于环氧树脂材料以及电木复合材料而言）避免热疲劳产生的焊盘脱落等严重故障，若应用于普通非酸性氛围中，其寿命是十分可观的。相比陶瓷线路基板，其制造周期短，成本低，韧性高，但缺点是抗腐蚀性明显不足。综合考虑现场环境的条件，故选用玻纤板作为线路基板。

其次应该考虑的是其故障的直观显现，也就是线路板在出现异常损坏时能够及时发现更换，故选用白色作为表面绝缘涂层颜色，在发生机械损伤（划痕，裂纹）、热损伤（敷铜线路熔断）时其直观的表现能够与正常情况加以区分以替换。

再其次是通过对电路板的铺铜可以提高其抗干扰性，同时对铺铜层进行网格交错（首层90°，次层45°）能够在保证其抗干扰性的同时避免热膨胀引起的表面铺铜脱落

### 1.1.5单片机选择

单片机是整个控制器的核心，他的可靠性在整体中起着主导作用，选择一个能够在极端环境下正常使用的单片机能够极大提高整体的可靠程度，相比复杂指令集的传统型单片机而言，精简指令集单片机能够以更低的热功耗，更高的效能运行。在相同的价格下其优势更加明显，且大部分精简指令集内部设备丰富，能够显著降低开发周期和难度，同时发生错误的原因及情况更容易预料。

值得一提的是，对于像转辙机这样的设备，对于芯片的熔丝只读保护和防止读取程序能够进一步提供可靠性和安全性。综合市场行情及出厂数据分析，atmega系列相比at89系列更适合用于该种场合。

在本论文中选用是市场价格最低的单片机atmega8进行设计，同样对于该系列中编号不同的单片机仅需采取不同的runtime即可程序完全移植。Atmega8中分为多种芯片封装形式，本论文中采取-pu封装，采用双列直插通孔连接，综合耐候性强，焊接方便。

对于特殊应用，同时提出avr芯片硬件架构设计方案（verilog），其可与大部分atmega avr架构原生芯片相兼容。

### 1.1.6其他原件参数选取

除上述连接器、单片机外，周围原件皆使用过孔安装式，增加其机械强度，可靠性高。电容为整个电路中最脆弱的环节，因此并未使用易老化或损坏、耐候性差的电解电容。

本设计中使用为独石电容（多层瓷片），相比电解电容几乎没有寿命和温度的限制，且不存在固定的极性，降低故障的发生率。对于有功率容量型器件，为提高可靠性，可使用同等参数，功率容量更大的器件，避免器件表面过热引起的故障。

## 1.2cpld硬逻辑替换方案

由于考虑到单片机内代码需在内置rom中解释运行，仿真可能会有所局限，且cpld可编程逻辑阵列基于硬件逻辑门的架构，意外错误率极低，且可自行扩充指令集，鉴于cpld程序关系到转辙机的基本接点连接，每型号转辙机对应的连接情况有很大区别，不做相应程序，仅制作逻辑门编程系统。相应编程系统由编程器软件和编程器构成，通过计算机原生并口能够对gal16v8，gal22v10等芯片编程。编程器相关设计由曼弗雷德·温特霍夫提供原版设计并进行改进。

## 1.3工业cpci/pxi控制系统

对于上位机，选择具有多种通信方式的pxi器件是最佳选择，在一个3u高度的pxi机箱里，允许使用多热插拔通讯板、电源模块和可冗余、实时同步的控制器。Pxi的最大特点是在cpci的基础上增加了高精度时钟通道，使得所有器件均可实时同步，且配备控制器机箱级计量及通信总线，可直接使用pc接管该机箱上的全部器件。该特种计算机的使用，可显著提高稳定性和可靠性。

机器框架内可添加额外的扩展板卡以扩充通讯端口的数量，同时每次对于硬件板卡的损坏、移动、替换，系统内有对应日志系统进行报警和记录，用以故障排除和定期检视。

下图为对于现有pxie控制器其具有的接口：lan（用于实现令牌环局域网网）、e-sata（外部可替换式大容量磁盘接口）、gpib IEEE-488（通用仪器复用总线）、lpt IEEE-1284（基本并行接口）、serial rs-232/rs-485（可调模式的通用串行总线）、ttl 4pin、usb3.0、cfexpress（新一代可替换式高速电子盘）。可以满足绝大多数场景的应用。操作系统选用的是ni-labview-rt系统，软实时和硬实时的结合使得该种控制系统结构能够最大限度的保证安全性。

图示, 工程绘图

描述已自动生成

图4

本设计中仅涉及上位机软件及电源硬件（psu）的设计，其他硬件部分可能涉及ni的专利，因知识产权故不作研究，专利详情见附录B

### 1.3.1labview上位机软件方案

### 1.3.2psu电源设计方案

Cpci与pxi等目前常用的设备总线的关系如下

PC北桥控制器

PCIE

PCI

ISA

CPCI

PXI

PXIE

时基总线

紧凑总线

基础总线

基础通道

功能度

传输速率

**高**

图5

对于工业控制计算机的电源模块PSU的需求主要有以下几点：

1. 可软起动、可软关断（可执行来自计算机内核钩子Kernel hook发起的关闭、唤醒操作）
2. 直流多路电源（为计算机提供所需的不同直流电压）
3. 电源状态参数可检测（可进行排故、记录日志）

转化后的设计原则

1. 提供ttl电平的开关基准（电压）并通过插槽连接到底板上的指定位置。若该电压为0v左右，电源工作，否则不工作。
2. 选取规格适合的单个直流电源模块提供多电压输出
3. 通过电源参数芯片将电源各部分参数依次途经插槽、底板、控制器传输到正在运行的系统内核驱动Kernel driver进行日志记录。

于是设计有以下逻辑结构

电源模块

电源输出控制器

输出保护端口

参数检测芯片

参数处理芯片

数据通信芯片

输入保护端口

简单日志记录器

电源状态通讯口

日志数据通讯口

数据流指示符

能量流指示符

图6

cpci电源模块插槽:



图7

# 第二章 硬件部分设计

## 2.1 通用工业avr控制板设计

### 2.1.1 电路原理图




图8

### 2.1.2 布线示例




图9

### 2.1.3 实物外形




图10

## 2.2替代性芯片内核架构设计

### 2.2.1 硬件描述节选（verilog）

`ifndef \_zfh\_core\_v\_

`define \_zfh\_core\_v\_

//`define CONFIG\_MULU

`include "zfh-alu.v"

`include "zfh-regs.v"

`include "zfh-instr.v"

//`define config\_is\_inc

//`define config\_is\_dec

`define config\_is\_com

`define config\_is\_adiw\_or\_sbiw

`define config\_is\_movw

`define config\_is\_clx\_or\_sex

//`define config\_is\_mulu

`define config\_is\_out

`define config\_is\_in

//`define config\_is\_lds

`define config\_is\_ld\_xyz

`define config\_is\_ld\_yz\_plus\_q

`define config\_is\_lpm

`define config\_is\_push

`define config\_is\_pop

`define config\_is\_ret

`define config\_is\_cpse

`define config\_is\_sbrc\_or\_sbrs

`define config\_is\_brbc\_or\_brbs

`define config\_is\_bld\_or\_bst

//`define config\_is\_jmp

//`define config\_is\_call

//`define config\_is\_ijmp

`define config\_is\_rjmp

`define config\_is\_rcall

`define config\_is\_sbis\_or\_sbic

module zfh\_core(

input clk,

input reset,

// 程序内存指导指令

// 每次时钟循环

output [15:0] pc,

input [15:0] cdata,

// 数据内存弃用堆栈

output [15:0] data\_addr,

output data\_wen,

output data\_ren,

input [7:0] data\_read,

output [7:0] data\_write

);

// 注册flops

localparam BASE\_X = 26;

localparam BASE\_Y = 28;

localparam BASE\_Z = 30;

reg [5:0] sel\_Ra;

reg [5:0] sel\_Rb;

reg [5:0] sel\_Rd;

wire [15:0] reg\_Ra;

wire [7:0] reg\_Rb;

zfh\_regs regs(

.clk(clk),

.reset(reset),

// 读端口

.a(sel\_Ra),

.b(sel\_Rb),

.Ra(reg\_Ra),

.Rb(reg\_Rb),

// 接收算数单元输出到端口

.d(prev\_sel\_Rd),

.Rd(alu\_out),

.write(prev\_alu\_store),

.write\_word(prev\_alu\_word)

);

reg [15:0] temp;

reg [15:0] next\_temp;

reg [15:0] reg\_PC;

reg [15:0] reg\_SP;

reg [15:0] next\_SP;

reg [7:0] sreg;

// pc输出

assign pc = next\_PC;

reg [15:0] next\_PC;

reg force\_PC;

//结构额外循环

reg [1:0] cycle;

reg [1:0] next\_cycle;

//跳过结构

reg skip;

reg next\_skip;

reg [15:0] prev\_opcode;

wire [15:0] opcode = cycle == 0 ? cdata : prev\_opcode;

reg [15:0] addr;

reg [15:0] next\_addr;

reg [7:0] wdata;

reg [7:0] next\_wdata;

reg wen;

reg ren;

reg next\_wen;

reg next\_ren;

assign data\_addr = next\_addr;

assign data\_wen = next\_wen;

assign data\_ren = next\_ren;

assign data\_write = next\_wdata;

reg is\_invalid;

reg alu\_store;

reg alu\_word;

reg alu\_carry;

reg [7:0] alu\_keep\_sreg;

// 等待一次数据加载

reg prev\_alu\_store;

reg prev\_alu\_word;

reg prev\_alu\_carry;

reg [7:0] prev\_alu\_keep\_sreg;

reg [5:0] prev\_sel\_Rd;

// 寄存器

wire [5:0] op\_Rr = { opcode[9], opcode[3:0] }; // 0-31

wire [5:0] op\_Rd = opcode[8:4]; // 0-31

wire [5:0] op\_Rdi = { 1'b1, opcode[7:4] }; // 16-31

wire [5:0] op\_Rp = { 2'b11, opcode[5:4], 1'b0 }; // 24-30

wire [7:0] op\_K = { opcode[11:8], opcode[3:0] };

wire [5:0] op\_Q = { opcode[13], opcode[11:10], opcode[2:0] };

// 输入输出结构

wire [5:0] io\_addr = { opcode[10:9], opcode[3:0] };

wire [2:0] op\_bit\_select = opcode[2:0];

wire op\_bit\_set = opcode[9];

wire op\_brbx\_bit\_set = opcode[10];

// 比字节多一位

wire op\_is\_store = opcode[9];

// 扩展12位

wire [15:0] simm12 = {

{4{opcode[11]}},

opcode[11:0]

};

// 比字节少一位

wire [15:0] simm7 = {

{9{opcode[9]}},

opcode[9:3]

};

// 半个12位

wire [5:0] immw6 = { opcode[7:6], opcode[3:0] };

//算数单元操作

reg [3:0] alu\_op;

reg [3:0] prev\_alu\_op;

wire [15:0] alu\_out;

reg [7:0] alu\_const\_value;

reg [7:0] prev\_alu\_const\_value;

reg alu\_const;

reg prev\_alu\_const;

reg [7:0] next\_sreg;

wire [7:0] sreg\_out;

wire [15:0] alu\_Rd = reg\_Ra;

wire [ 7:0] alu\_Rr = prev\_alu\_const ? prev\_alu\_const\_value : reg\_Rb; // sometimes a constant value

zfh\_alu core\_alu(

.clk(clk),

.reset(reset),

.op(prev\_alu\_op),

.use\_carry(prev\_alu\_carry),

.keep\_sreg(prev\_alu\_keep\_sreg),

.Rd\_in(alu\_Rd),

.Rr\_in(alu\_Rr),

.R\_out(alu\_out),

.sreg\_in(sreg),

.sreg\_out(sreg\_out)

);

always @(posedge clk) if (reset) begin

cycle <= 0;

skip <= 0;

reg\_PC <= 0;

reg\_SP <= 16'h1000;

sreg <= 0;

addr <= 0;

wen <= 0;

ren <= 0;

wdata <= 0;

prev\_alu\_store <= 0;

end else begin

if (cycle == 0)

$display("%04x: %04x %02x A[%d]=%04x B[%d]=%02x, %04x %x %02x %b = %04x => %d%s%s",

reg\_PC \* 16'h2,

opcode,

sreg,

sel\_Ra, reg\_Ra,

sel\_Rb, reg\_Rb,

alu\_Rd,

prev\_alu\_op,

alu\_Rr,

prev\_alu\_carry,

alu\_out,

prev\_sel\_Rd,

prev\_alu\_store ? " WRITE" : "",//英文提示

skip ? " SKIP" : ""

);

//多周期

if (force\_PC || next\_cycle == 0)

reg\_PC <= next\_PC;

reg\_SP <= next\_SP;

sreg <= next\_sreg;

temp <= next\_temp;

cycle <= next\_cycle;

skip <= next\_skip;

prev\_opcode <= opcode;

addr <= next\_addr;

wen <= next\_wen;

ren <= next\_ren;

wdata <= next\_wdata;

// ----------------------------------------------------------------------------------

//中间程序省略

alu\_op = `OP\_MOVR;

alu\_store = 1;

alu\_const = 1;

alu\_const\_value = data\_read;

end

end

endmodule

`endif

### 2.2.2 流水线顶层结构及局部单元示意

图示, 示意图

描述已自动生成

图11

图示, 示意图

描述已自动生成

图12

### 2.2.3芯片逻辑阵列分配

图片包含 背景图案

描述已自动生成

图13

### 2.2.4芯片物理时延设计

背景图案

中度可信度描述已自动生成

图14

### 2.2.5cpld封装验证

图示

描述已自动生成

图15

## 2.3cpci兼容psu设计

### 2.3.1电路原理图（部分）

接口电路使用元件过多，故不做示例

许多的地图

描述已自动生成

图16

图示, 示意图

描述已自动生成

图17

### 2.3.2 布线示例




图18

### 2.3.4仿真外形图

形状

低可信度描述已自动生成

图19

电子设备

中度可信度描述已自动生成

图20




图21

## 2.4编程器设计

### 2.4.1电路原理图

图表, 图示

中度可信度描述已自动生成

图22

### 2.4.2布线示例

电脑萤幕画面

中度可信度描述已自动生成

图23

### 2.4.3仿真外形图（部分）

电脑游戏的截图

低可信度描述已自动生成

图24

# 第三章 软件部分设计

## 3.1 单片机状态机程序

### 3.1.1 单片机a代码（c）

Run\_once(){//单次运行

Visa.begin(9600);//定义visa串口资源波特率9600

pm(zl,INPUT\_PULLUP);//定义定位状态逻辑输入内部上拉

pm(zr,INPUT\_PULLUP); //定义反位状态逻辑输入内部上拉

pm(zt,INPUT\_PULLUP);//定义挤岔急停逻辑输入内部上拉

pm(zp,OUTPUT); //定义脉冲逻辑输出

pm(zd,OUTPUT);//定义方向逻辑输出

}

Run\_always(){

/////////////////////////////////////////////////////////////////////////////////////

comdata= Visa.parseInt();//即时获取一个串口输入数字

if(zs==3&&dr(zl)==0){ //判断状态步标志zs以及定位标志

comdata=2;//紧急停止命令

zs=0;//状态清零

}

if(zs==1&&dr(zr)==0){

comdata=2;

zs=0;

}

if(zt==0)//挤岔急停

comdata=2;

///////////////////////////////////////////////////////////////////////////////////

switch (comdata) {//命令执行选择

case 3:

aw(zp,128);

dw(zd,1);

zs=3;

break;

case 1:

aw(zp,128);

dw(zd,0);

zs=1;

break;

case 2:

dw(zp,0);

zs=2;

break;

}

Visa.print(zs);//返回道岔状态

}

### 3.1.2 单片机b代码（c）

Run\_once(){

Visa.begin(9600);

}

Run\_always(){

Visa.print(ar(0)+1000);//读取并转换电流值，+1000避免字长变化

Delay(20);

}

## 3.2 avr studio单片机runtime

### 3.2.1 输入输出高级库节选（c）

#ifndef bio\_h

#define bio\_h

#include <stdlib.h>

#include <stdbool.h>

#include <string.h>

#include <math.h>

#include <avr/pgmspace.h>

#include <avr/io.h>

#include <avr/interrupt.h>

#include "binary.h"

#ifdef \_\_cplusplus

extern "C"{

#endif

void yield(void);

#define HIGH 0x1

#define LOW 0x0

#define INPUT 0x0

#define OUTPUT 0x1

#define INPUT\_PULLUP 0x2

#define PI 3.1415926535897932384626433832795

#define HALF\_PI 1.5707963267948966192313216916398

#define TWO\_PI 6.283185307179586476925286766559

#define DEG\_TO\_RAD 0.017453292519943295769236907684886

#define RAD\_TO\_DEG 57.295779513082320876798154814105

#define EULER 2.718281828459045235360287471352

#define SERIAL 0x0

#define DISPLAY 0x1

#define LSBFIRST 0

#define MSBFIRST 1

#define CHANGE 1

#define FALLING 2

#define RISING 3

#define INTERNAL 3

#define DEFAULT 1

#define EXTERNAL 0

#ifdef abs

#undef abs

#endif

#define min(a,b) ((a)<(b)?(a):(b))

#define max(a,b) ((a)>(b)?(a):(b))

#define abs(x) ((x)>0?(x):-(x))

#define constrain(amt,low,high) ((amt)<(low)?(low):((amt)>(high)?(high):(amt)))

#define round(x) ((x)>=0?(long)((x)+0.5):(long)((x)-0.5))

#define radians(deg) ((deg)\*DEG\_TO\_RAD)

#define degrees(rad) ((rad)\*RAD\_TO\_DEG)

#define sq(x) ((x)\*(x))

#define interrupts() sei()

#define noInterrupts() cli()

#define clockCyclesPerMicrosecond() ( F\_CPU / 1000000L )

#define clockCyclesToMicroseconds(a) ( (a) / clockCyclesPerMicrosecond() )

#define microsecondsToClockCycles(a) ( (a) \* clockCyclesPerMicrosecond() )

#define lowByte(w) ((uint8\_t) ((w) & 0xff))

#define highByte(w) ((uint8\_t) ((w) >> 8))

#define bitRead(value, bit) (((value) >> (bit)) & 0x01)

#define bitSet(value, bit) ((value) |= (1UL << (bit)))

#define bitClear(value, bit) ((value) &= ~(1UL << (bit)))

#define bitToggle(value, bit) ((value) ^= (1UL << (bit)))

#define bitWrite(value, bit, bitvalue) ((bitvalue) ? bitSet(value, bit) : bitClear(value, bit))

#ifndef \_NOP

#define \_NOP() do { \_\_asm\_\_ volatile ("nop"); } while (0)

#endif

typedef unsigned int word;

#define bit(b) (1UL << (b))

typedef bool boolean;

typedef uint8\_t byte;

void init(void);

void initVariant(void);

int atexit(void (\*func)()) \_\_attribute\_\_((weak));

void pm(uint8\_t pin, uint8\_t mode);

void dw(uint8\_t pin, uint8\_t val);

int dr (uint8\_t pin);

int ar(uint8\_t pin);

void ar(uint8\_t mode);

void aw (uint8\_t pin, int val);

void delay(unsigned long ms);

void run\_once(void);

void run\_always(void);

#define analogInPinToBit(P) (P)

extern const uint16\_t PROGMEM port\_to\_mode\_PGM[];

extern const uint16\_t PROGMEM port\_to\_input\_PGM[];

extern const uint16\_t PROGMEM port\_to\_output\_PGM[];

extern const uint8\_t PROGMEM digital\_pin\_to\_port\_PGM[];

extern const uint8\_t PROGMEM digital\_pin\_to\_bit\_mask\_PGM[];

extern const uint8\_t PROGMEM digital\_pin\_to\_timer\_PGM[];

#define digitalPinToPort(P) ( pgm\_read\_byte( digital\_pin\_to\_port\_PGM + (P) ) )

#define digitalPinToBitMask(P) ( pgm\_read\_byte( digital\_pin\_to\_bit\_mask\_PGM + (P) ) )

#define digitalPinToTimer(P) ( pgm\_read\_byte( digital\_pin\_to\_timer\_PGM + (P) ) )

#define analogInPinToBit(P) (P)

#define portOutputRegister(P) ( (volatile uint8\_t \*)( pgm\_read\_word( port\_to\_output\_PGM + (P))) )

#define portInputRegister(P) ( (volatile uint8\_t \*)( pgm\_read\_word( port\_to\_input\_PGM + (P))) )

#define portModeRegister(P) ( (volatile uint8\_t \*)( pgm\_read\_word( port\_to\_mode\_PGM + (P))) )

#define NOT\_A\_PIN 0

#define NOT\_A\_PORT 0

#define NOT\_AN\_INTERRUPT -1

#ifdef ARDUINO\_MAIN

#define PA 1

#define PB 2

#define PC 3

#define PD 4

#define PE 5

#define PF 6

#define PG 7

#define PH 8

#define PJ 10

#define PK 11

#define PL 12

#endif

#define NOT\_ON\_TIMER 0

#define TIMER0A 1

#define TIMER0B 2

#define TIMER1A 3

#define TIMER1B 4

#define TIMER1C 5

#define TIMER2 6

#define TIMER2A 7

#define TIMER2B 8

#define TIMER3A 9

#define TIMER3B 10

#define TIMER3C 11

#define TIMER4A 12

#define TIMER4B 13

#define TIMER4C 14

#define TIMER4D 15

#define TIMER5A 16

#define TIMER5B 17

#define TIMER5C 18

#ifdef \_\_cplusplus

} // extern "C"

#endif

uint16\_t makeWord(uint16\_t w);

uint16\_t makeWord(byte h, byte l);

///////////////////////////////////////////////芯片型号引脚定义

#define digitalPinHasPWM(p) ((p) == 9 || (p) == 10 || (p) == 11)

#else

#define digitalPinHasPWM(p) ((p) == 3 || (p) == 5 || (p) == 6 || (p) == 9 || (p) == 10 || (p) == 11)

#endif

#define PIN\_SPI\_SS (10)

#define PIN\_SPI\_MOSI (11)

#define PIN\_SPI\_MISO (12)

#define PIN\_SPI\_SCK (13)

static const uint8\_t SS = PIN\_SPI\_SS;

static const uint8\_t MOSI = PIN\_SPI\_MOSI;

static const uint8\_t MISO = PIN\_SPI\_MISO;

static const uint8\_t SCK = PIN\_SPI\_SCK;

#define PIN\_WIRE\_SDA (18)

#define PIN\_WIRE\_SCL (19)

static const uint8\_t SDA = PIN\_WIRE\_SDA;

static const uint8\_t SCL = PIN\_WIRE\_SCL;

#define LED\_BUILTIN 13

#define PIN\_A0 (14)

#define PIN\_A1 (15)

#define PIN\_A2 (16)

#define PIN\_A3 (17)

#define PIN\_A4 (18)

#define PIN\_A5 (19)

#define PIN\_A6 (20)

#define PIN\_A7 (21)

static const uint8\_t A0 = PIN\_A0;

static const uint8\_t A1 = PIN\_A1;

static const uint8\_t A2 = PIN\_A2;

static const uint8\_t A3 = PIN\_A3;

static const uint8\_t A4 = PIN\_A4;

static const uint8\_t A5 = PIN\_A5;

static const uint8\_t A6 = PIN\_A6;

static const uint8\_t A7 = PIN\_A7;

#define digitalPinToPCICR(p) (((p) >= 0 && (p) <= 21) ? (&PCICR) : ((uint8\_t \*)0))

#define digitalPinToPCICRbit(p) (((p) <= 7) ? 2 : (((p) <= 13) ? 0 : 1))

#define digitalPinToPCMSK(p) (((p) <= 7) ? (&PCMSK2) : (((p) <= 13) ? (&PCMSK0) : (((p) <= 21) ? (&PCMSK1) : ((uint8\_t \*)0))))

#define digitalPinToPCMSKbit(p) (((p) <= 7) ? (p) : (((p) <= 13) ? ((p) - 8) : ((p) - 14)))

#define digitalPinToInterrupt(p) ((p) == 2 ? 0 : ((p) == 3 ? 1 : NOT\_AN\_INTERRUPT))

#endif

### 3.2.2 bootloader（c\asm）

#include <inttypes.h>

#include <avr/io.h>

#include <avr/pgmspace.h>

#include <avr/eeprom.h>

#include <avr/interrupt.h>

#include <util/delay.h>

#define MAX\_TIME\_COUNT (F\_CPU>>1)

#define HW\_VER 0x02

#define SW\_MAJOR 0x01

#define SW\_MINOR 0x12

#ifndef outb

#define outb(sfr,val) (\_SFR\_BYTE(sfr) = (val))

#endif

#ifndef inb

#define inb(sfr) \_SFR\_BYTE(sfr)

#endif

#ifndef cbi

#define cbi(sfr, bit) (\_SFR\_BYTE(sfr) &= ~\_BV(bit))

#endif

#ifndef sbi

#define sbi(sfr, bit) (\_SFR\_BYTE(sfr) |= \_BV(bit))

#endif

#define LED\_DDR DDRB

#define LED\_PORT PORTB

#define LED\_PIN PINB

#define LED PINB5

#define SIG1 0x1E

#define SIG2 0x93

#define SIG3 0x07

#define PAGE\_SIZE 0x20U

void putch(char);

char getch(void);

void getNch(uint8\_t);

void byte\_response(uint8\_t);

void nothing\_response(void);

union address\_union {

uint16\_t word;

uint8\_t byte[2];

} address;

union length\_union {

uint16\_t word;

uint8\_t byte[2];

} length;

struct flags\_struct {

unsigned eeprom : 1;

unsigned rampz : 1;

} flags;

uint8\_t buff[256];

uint8\_t pagesz=0x80;

uint8\_t i;

void (\*app\_start)(void) = 0x0000;

int main(void)

{

uint8\_t ch,ch2;

uint16\_t w;

asm volatile("nop\n\t");

UBRRH = (((F\_CPU/BAUD\_RATE)/16)-1)>>8; // set baud rate

UBRRL = (((F\_CPU/BAUD\_RATE)/16)-1);

UCSRB = (1<<RXEN)|(1<<TXEN); // enable Rx & Tx

UCSRC = (1<<URSEL)|(1<<UCSZ1)|(1<<UCSZ0); // config USART; 8N1

/\* 提示灯\*/

sbi(LED\_DDR,LED);

for (i = 0; i < 16; i++) {

outb(LED\_PORT, inb(LED\_PORT) ^ \_BV(LED));

\_delay\_loop\_2(0);

}

for (;;) {

ch = getch();

if(ch=='0') {

nothing\_response();

}

else if(ch=='1') {

if (getch() == ' ') {//命令识别

putch(0x14);

putch('A');

putch('V');

putch('R');

putch(' ');

putch('I');

putch('S');

putch('P');

putch(0x10);

}

}

else if(ch=='@') {

ch2 = getch();

if (ch2>0x85) getch();

nothing\_response();

}

else if(ch=='A') {

ch2 = getch();

if(ch2==0x80) byte\_response(HW\_VER); // 硬件版本

else if(ch2==0x81) byte\_response(SW\_MAJOR); // 软件版本

else if(ch2==0x82) byte\_response(SW\_MINOR); // 监视软件版本

//else if(ch2==0x98) byte\_response(0x03); // avrstudio专用

else byte\_response(0x00);

}

else if(ch=='B') {

getNch(20);

nothing\_response();

}

else if(ch=='E') {

getNch(5);

nothing\_response();

}

else if(ch=='P')

nothing\_response();

else if(ch=='Q')

nothing\_response();

else if(ch=='R') {

nothing\_response();

}

else if(ch=='U') {

address.byte[0] = getch();

address.byte[1] = getch();

nothing\_response();

}

else if(ch=='V') {

getNch(4);

byte\_response(0x00);

}

else if(ch=='d') {

length.byte[1] = getch();

length.byte[0] = getch();

flags.eeprom = 0;

if (getch() == 'E') flags.eeprom = 1;

for (w=0;w<length.word;w++) {

buff[w] = getch(); /

}

if (getch() == ' ') {

if (flags.eeprom) {

for(w=0;w<length.word;w++) {

eeprom\_wb(address.word,buff[w]);

address.word++;

}

} else {

cli();

while(bit\_is\_set(EECR,EEWE));

asm volatile(//汇编调用

"clr r17 \n\t"

"lds r30,address \n\t"

"lds r31,address+1 \n\t"

"lsl r30 \n\t"

"rol r31 \n\t"

"ldi r28,lo8(buff) \n\t"

"ldi r29,hi8(buff) \n\t"

"lds r24,length \n\t"

"lds r25,length+1 \n\t"

"sbrs r24,0 \n\t"

"rjmp length\_loop \n\t"

"adiw r24,1 \n\t"

"length\_loop: \n\t" "cpi r17,0x00 \n\t"

"brne no\_page\_erase \n\t"

"rcall wait\_spm \n\t"

// "wait\_spm1: \n\t"

// "lds r16,%0 \n\t"

// "andi r16,1 \n\t"

// "cpi r16,1 \n\t"

// "breq wait\_spm1 \n\t"

"ldi r16,0x03 \n\t"

"sts %0,r16 \n\t"

"spm \n\t"

"rcall wait\_spm \n\t"

// "wait\_spm2: \n\t"

// "lds r16,%0 \n\t"

// "andi r16,1 \n\t"

// "cpi r16,1 \n\t"

// "breq wait\_spm2 \n\t" "ldi r16,0x11 \n\t"

"sts %0,r16 \n\t"

"spm \n\t"

"no\_page\_erase: \n\t"

"ld r0,Y+ \n\t"

"ld r1,Y+ \n\t"

"rcall wait\_spm \n\t"

// "wait\_spm3: \n\t"

// "lds r16,%0 \n\t"

// "andi r16,1 \n\t"

// "cpi r16,1 \n\t"

// "breq wait\_spm3 \n\t"

"ldi r16,0x01 \n\t"

"sts %0,r16 \n\t"

"spm \n\t"

"inc r17 \n\t"

"cpi r17,%1 \n\t"

"brlo same\_page \n\t"

"write\_page: \n\t"

"clr r17 \n\t" t

"rcall wait\_spm \n\t"

// "wait\_spm4: \n\t"

// "lds r16,%0 \n\t"

// "andi r16,1 \n\t"

// "cpi r16,1 \n\t"

// "breq wait\_spm4 \n\t"

"ldi r16,0x05 \n\t"

"sts %0,r16 \n\t"

"spm \n\t"

"rcall wait\_spm \n\t"

// "wait\_spm5: \n\t"

// "lds r16,%0 \n\t"

// "andi r16,1 \n\t"

// "cpi r16,1 \n\t"

// "breq wait\_spm5 \n\t" "ldi r16,0x11 \n\t"

"sts %0,r16 \n\t"

"spm \n\t"

"same\_page: \n\t"

"adiw r30,2 \n\t"

"sbiw r24,2 \n\t"

"breq final\_write \n\t"

"rjmp length\_loop \n\t"

"wait\_spm: \n\t"

"lds r16,%0 \n\t"

"andi r16,1 \n\t"

"cpi r16,1 \n\t"

"breq wait\_spm \n\t"

"ret \n\t"

"final\_write: \n\t"

"cpi r17,0 \n\t"

"breq block\_done \n\t"

"adiw r24,2 \n\t"

"rjmp write\_page \n\t"

"block\_done: \n\t"

"clr \_\_zero\_reg\_\_ \n\t"

: "=m" (SPMCR) : "M" (PAGE\_SIZE) : "r0","r16","r17","r24","r25","r28","r29","r30","r31");

}

putch(0x14);

putch(0x10);

}

}

else if(ch=='t') {

length.byte[1] = getch();

length.byte[0] = getch();

if (getch() == 'E') flags.eeprom = 1;

else {

flags.eeprom = 0;

address.word = address.word << 1;

}

if (getch() == ' ') {

putch(0x14);

for (w=0;w < length.word;w++) { /

if (flags.eeprom) {

putch(eeprom\_rb(address.word));

address.word++;

} else {

if (!flags.rampz) putch(pgm\_read\_byte\_near(address.word));

address.word++;

}

}

putch(0x10);

}

}

else if(ch=='u') {

if (getch() == ' ') {

putch(0x14);

putch(SIG1);

putch(SIG2);

putch(SIG3);

putch(0x10);

}

}

else if(ch=='v') {

byte\_response(0x00);

}

// } else {

// time\_count++;

// if (time\_count>=MAX\_TIME\_COUNT) {

// app\_start();

// }

// }

}

}

void putch(char ch)

{

while (!(inb(UCSRA) & \_BV(UDRE)));

outb(UDR,ch);

}

char getch(void)

{

uint32\_t count = 0;

while(!(inb(UCSRA) & \_BV(RXC))) {

count++;

if (count > MAX\_TIME\_COUNT)

app\_start();

}

return (inb(UDR));

}

void getNch(uint8\_t count)

{

uint8\_t i;

for(i=0;i<count;i++) {

getch();

}

}

void byte\_response(uint8\_t val)

{

if (getch() == ' ') {

putch(0x14);

putch(val);

putch(0x10);

}

}

void nothing\_response(void)

{

if (getch() == ' ') {

putch(0x14);

putch(0x10);

}

}

## 3.3 cpld逻辑输入输出编写（verilog）

略

## 3.4 labview visa通讯程序编写

### 3.4.1 操作机

#### 3.4.1.1前面板




图25

#### 3.4.1.2程序框图




图26

### 3.4.2 电流监控机

#### 3.4.2.1前面板




图27

#### 3.4.2.2程序框图




图28

## 3.5编程器上位机软件代码节选

//芯片特征识别码

galinfo[]=

{

{UNKNOWN, 0x00,0x00,"unknown", 0, 0, 0, 0, 0, 0,0, 0, 0, 0, 8, 0,NULL,0},

{GAL16V8, 0x00,0x1A,"GAL16V8", 2194,20,32, 64,32,2056,8,63,54,58, 8,60,cfg16V8AB,sizeof(cfg16V8AB)/sizeof(int)},

{GAL20V8, 0x20,0x3A,"GAL20V8", 2706,24,40, 64,40,2568,8,63,59,58, 8,60,cfg20V8AB,sizeof(cfg20V8AB)/sizeof(int)},

{GAL22V10, 0x48,0x49,"GAL22V10", 5892,24,44,132,44,5828,8,61,60,58,10,16,cfg22V10,sizeof(cfg22V10)/sizeof(int)},

{ATF16V8B, 0x00,0x00,"ATF16V8B", 2194,20,32, 64,32,2056,8,63,54,58, 8,60,cfg16V8AB,sizeof(cfg16V8AB)/sizeof(int)},

{ATF22V10B, 0x00,0x00,"ATF22V10B",5892,24,44,132,44,5828,8,61,60,58,10,16,cfg22V10,sizeof(cfg22V10)/sizeof(int)},

{ATF22V10C, 0x00,0x00,"ATF22V10C",5892,24,44,132,44,5828,8,61,60,58,10,16,cfg22V10,sizeof(cfg22V10)/sizeof(int)},

};

//芯片预编写熔丝位

static int cfg16V8[]=

{ 2128,2129,2130,2131,2132,2133,2134,2135,2136,2137,2138,2139,2140,2141,2142,2143,2144,2145,2146,2147,2148,2149,2150,2151,2152,2153,2154,2155,2156,2157,2158,2159,

2048,2049,2050,2051,

2193,

2120,2121,2122,2123,2124,2125,2126,2127,

2192,

2052,2053,2054,2055, 2160,2161,2162,2163,2164,2165,2166,2167,2168,2169,2170,2171,2172,2173,2174,2175,2176,2177,2178,2179,2180,2181,2182,2183,2184,2185,2186,2187,2188,2189,2190,2191

};

# 结 论

由于时间仓促，大量设计验证工作无法进行，本设计也存在一定的局限性。

经过电路仿真及小型化模型的构建，本文中设计部分均通过有效性验证，实地测试环节由于限制无法进行。但在进行过的验证环节中构建的设备均达到文中提到的实际目标，在完成了本文开头的任务计划书所规定的内容外，做出许多改进与创新，同时进一步提高设备可用性、安全性、兼容性、稳定性、可靠性。

# 参 考 文 献

[1] WYRZYKOWSKI R, DONGARRA J J, DEELMAN E, et al. Parallel processing and applied mathematics: 12th International Conference, PPAM 2017, Lublin, Poland, September 10-13, 2017, Revised selected papers. Part I / Roman Wyrzykowski, Jack Dongarra, Ewa Deelman, Konrad Karczewski (eds.)[M]. Cham, Switzerland: Springer, 2018.

[2] WOGALTER M S. Handbook of warnings[M]. Place of publication not identified: CRC Press, 2006.

[3] TANOUE L T, DETTERBECK F C. Cáncer de pulmón: Aproximación práctica a la evaluación y manejo clínicos basados en la evidencia / Lynn T. Tanoue, Frank C Detterbeck[M], 2019.

[4] STERNHEIM E, SINGH R, TRIVEDI Y. Digital design with Verilog HDL[M]. Cupertino, CA: Automata Pub. Co, 1990.

[5] SMITH D J. HDL chip design: A practical guide for designing, synthesizing and simulating ASICs and FPGAs using VHDL or Verilog / Douglas J. Smith[M]. Madison, Ala. Doone, 1996.

[6] SABAH N H. Electronics: Basic, analog, and digital with PSpice / Nassir H. Sabah[M]. Place of publication not identified: CRC Press, 2017.

[7] SABAH N H. Electronics [electronic resource]: Basic, analog, and digital with PSpice / Nassir H. Sabah[M]. Boca Raton: CRC Press/Taylor & Francis, 2010.

[8] RASHID M H, RASHID H M. SPICE for power electronics and electric power[M]. 2nd ed. Boca Raton, FL: CRC/Taylor & Francis, 2006.

[9] PALNITKAR S. Verilog HDL: A guide to digital design and synthesis / Samir Palnitkar[M]. 2nd ed. Upper Saddle River, N.J., SunSoft Press, c2003. Great Britain, 2003 [Great Britain].

[10] PALNITKAR S. Verilog HDL: A guide to digital design and synthesis / Samir Palnitkar[M]. Mountain View, Calif. SunSoft Press, 1996.

[11] Open Verilog International, IEEE Computer Society. Verilog HDL Conference: 3rd Annual international conference : Papers and programme[M]. Los Alamitos, CA: IEEE Computer Society Press, 1994.

[12] Open Verilog International. 1st Annual verilog HDL meeting: Papers[M], 1992.

[13] NAIR K R M. Power and distribution transformers: Practical design guide / K.R.M. Nair[M]. 1st. Boca Raton: CRC Press, 2021.

[14] MENEZES A J, VAN OORSCHOT P C, VANSTONE S A. Handbook of applied cryptography[M]. 1st. Boca Raton: CRC Press, 2018.

[15] Institute of Electrical and Electronics Engineers. International Verilog HDL conference and VHDL users forum[M], 1998.

[16] MCINTYRE R C E, SCHULICK R D. Toma de decisiones en cirugía[M]. 6th, 2020.

[17] Institute of Electrical and Electronics Engineers. 5th International Verilog HDL conference[M], 1996.

[18] Institute of Electrical and Electronics Engineers. 1995 IEEE international Verilog HDL conference[M], 1995.

[19] GRIGONIS R. Computer Telephony Encyclopedia[M]. Boca Raton, FL: CRC Press, 2000.

[20] GALANAKIS C M. Tendencias en nutrición personalizada[M], 2021.

[21] FRIEND M A, STOLZER A J. Safety management systems: Applications for the aviation industry / Mark A. Friend, Alan J. Stolzer[M]. Lanham: Bernan Press, 2020.

[22] FITZPATRICK D, MILLER I. Analog behavioral modeling with the Verilog-A language[M]. Boston, London: Kluwer Academic Publishers, 1998.

[23] FITZPATRICK D. Analog design and simulation using OrCAD Capture and PSpice[M]. Second edition. Amsterdam: Newnes, 2017.

[24] DORF R C. The engineering handbook[M]. 2nd ed. Boca Raton: CRC Press, 2018?

[25] DORF R C. The electrical engineering handbook. Electronics, power electronics, optoelectronics, microwaves, electromagnetics, and radar[M]. Third edition. Boca Raton, FL: CRC/Taylor & Francis, 2006.

[26] DAS J C. Arc flash hazard analysis and mitigation[M]. Second edition. Hoboken: Wiley-IEEE Press, 2020.

[27] CILETTI M D. Modeling, synthesis, and rapid prototyping with the Verilog HDL[M]. Upper Saddle River, N.J. Prentice Hall; London : Prentice Hall International, 1999.

[28] CAVANAGH J. Verilog HDL: Digital design and modeling / Joseph Cavanagh[M]. Boca Raton, Fla. CRC; London : Taylor & Francis [distributor], 2007.

[29] CHESTNUT D H, WONG C A, TSEN L C A, et al. Chestnut. Anestesia obstétrica. Principios y práctica[M]. 6th, 2020.

[30] BOYLESTAD R L. Introductory circuit analysis[M]. Harlow: Pearson Education, 2016.

[31] BENNETT J E, DOLIN R, BLASER M J. Mandell, Douglas y Bennett. Enfermedades infecciosas. Principios y práctica[M]. 9th, 2020.

[32] ATTIA J O. PSPICE and MATLAB for electronics: An integrated approach / John Okyere Attia[M]. 2nd ed. Boca Raton: CRC Press, 2010.

[33] AGNEW D, CLAESEN L J M, CAMPOSANO R. Computer hardware description languages and their applications: Proceedings of the 11th IFIP WG 10.2 International Conference on Computer Hardware Description Languages and their Applications - CHDL '93 .. Ottawa, Ontario .. 1993 / edited by David Agnew, Luc Claesen, Raul Camposano[M]. Amsterdam: North-Holland, 1993.

[34] 1997 IEEE international Verilog HDL conference[M], 1997.

# 附录A 公开发行许可证

Mozilla Public License Version 2.0

==================================

1. Definitions

--------------

1.1. "Contributor"

means each individual or legal entity that creates, contributes to

the creation of, or owns Covered Software.

1.2. "Contributor Version"

means the combination of the Contributions of others (if any) used

by a Contributor and that particular Contributor's Contribution.

1.3. "Contribution"

means Covered Software of a particular Contributor.

1.4. "Covered Software"

means Source Code Form to which the initial Contributor has attached

the notice in Exhibit A, the Executable Form of such Source Code

Form, and Modifications of such Source Code Form, in each case

including portions thereof.

1.5. "Incompatible With Secondary Licenses"

means

(a) that the initial Contributor has attached the notice described

in Exhibit B to the Covered Software; or

(b) that the Covered Software was made available under the terms of

version 1.1 or earlier of the License, but not also under the

terms of a Secondary License.

1.6. "Executable Form"

means any form of the work other than Source Code Form.

1.7. "Larger Work"

means a work that combines Covered Software with other material, in

a separate file or files, that is not Covered Software.

1.8. "License"

means this document.

1.9. "Licensable"

means having the right to grant, to the maximum extent possible,

whether at the time of the initial grant or subsequently, any and

all of the rights conveyed by this License.

1.10. "Modifications"

means any of the following:

(a) any file in Source Code Form that results from an addition to,

deletion from, or modification of the contents of Covered

Software; or

(b) any new file in Source Code Form that contains any Covered

Software.

1.11. "Patent Claims" of a Contributor

means any patent claim(s), including without limitation, method,

process, and apparatus claims, in any patent Licensable by such

Contributor that would be infringed, but for the grant of the

License, by the making, using, selling, offering for sale, having

made, import, or transfer of either its Contributions or its

Contributor Version.

1.12. "Secondary License"

means either the GNU General Public License, Version 2.0, the GNU

Lesser General Public License, Version 2.1, the GNU Affero General

Public License, Version 3.0, or any later versions of those

licenses.

1.13. "Source Code Form"

means the form of the work preferred for making modifications.

1.14. "You" (or "Your")

means an individual or a legal entity exercising rights under this

License. For legal entities, "You" includes any entity that

controls, is controlled by, or is under common control with You. For

purposes of this definition, "control" means (a) the power, direct

or indirect, to cause the direction or management of such entity,

whether by contract or otherwise, or (b) ownership of more than

fifty percent (50%) of the outstanding shares or beneficial

ownership of such entity.

2. License Grants and Conditions

--------------------------------

2.1. Grants

Each Contributor hereby grants You a world-wide, royalty-free,

non-exclusive license:

(a) under intellectual property rights (other than patent or trademark)

Licensable by such Contributor to use, reproduce, make available,

modify, display, perform, distribute, and otherwise exploit its

Contributions, either on an unmodified basis, with Modifications, or

as part of a Larger Work; and

(b) under Patent Claims of such Contributor to make, use, sell, offer

for sale, have made, import, and otherwise transfer either its

Contributions or its Contributor Version.

2.2. Effective Date

The licenses granted in Section 2.1 with respect to any Contribution

become effective for each Contribution on the date the Contributor first

distributes such Contribution.

2.3. Limitations on Grant Scope

The licenses granted in this Section 2 are the only rights granted under

this License. No additional rights or licenses will be implied from the

distribution or licensing of Covered Software under this License.

Notwithstanding Section 2.1(b) above, no patent license is granted by a

Contributor:

(a) for any code that a Contributor has removed from Covered Software;

or

(b) for infringements caused by: (i) Your and any other third party's

modifications of Covered Software, or (ii) the combination of its

Contributions with other software (except as part of its Contributor

Version); or

(c) under Patent Claims infringed by Covered Software in the absence of

its Contributions.

This License does not grant any rights in the trademarks, service marks,

or logos of any Contributor (except as may be necessary to comply with

the notice requirements in Section 3.4).

2.4. Subsequent Licenses

No Contributor makes additional grants as a result of Your choice to

distribute the Covered Software under a subsequent version of this

License (see Section 10.2) or under the terms of a Secondary License (if

permitted under the terms of Section 3.3).

2.5. Representation

Each Contributor represents that the Contributor believes its

Contributions are its original creation(s) or it has sufficient rights

to grant the rights to its Contributions conveyed by this License.

2.6. Fair Use

This License is not intended to limit any rights You have under

applicable copyright doctrines of fair use, fair dealing, or other

equivalents.

2.7. Conditions

Sections 3.1, 3.2, 3.3, and 3.4 are conditions of the licenses granted

in Section 2.1.

3. Responsibilities

-------------------

3.1. Distribution of Source Form

All distribution of Covered Software in Source Code Form, including any

Modifications that You create or to which You contribute, must be under

the terms of this License. You must inform recipients that the Source

Code Form of the Covered Software is governed by the terms of this

License, and how they can obtain a copy of this License. You may not

attempt to alter or restrict the recipients' rights in the Source Code

Form.

3.2. Distribution of Executable Form

If You distribute Covered Software in Executable Form then:

(a) such Covered Software must also be made available in Source Code

Form, as described in Section 3.1, and You must inform recipients of

the Executable Form how they can obtain a copy of such Source Code

Form by reasonable means in a timely manner, at a charge no more

than the cost of distribution to the recipient; and

(b) You may distribute such Executable Form under the terms of this

License, or sublicense it under different terms, provided that the

license for the Executable Form does not attempt to limit or alter

the recipients' rights in the Source Code Form under this License.

3.3. Distribution of a Larger Work

You may create and distribute a Larger Work under terms of Your choice,

provided that You also comply with the requirements of this License for

the Covered Software. If the Larger Work is a combination of Covered

Software with a work governed by one or more Secondary Licenses, and the

Covered Software is not Incompatible With Secondary Licenses, this

License permits You to additionally distribute such Covered Software

under the terms of such Secondary License(s), so that the recipient of

the Larger Work may, at their option, further distribute the Covered

Software under the terms of either this License or such Secondary

License(s).

3.4. Notices

You may not remove or alter the substance of any license notices

(including copyright notices, patent notices, disclaimers of warranty,

or limitations of liability) contained within the Source Code Form of

the Covered Software, except that You may alter any license notices to

the extent required to remedy known factual inaccuracies.

3.5. Application of Additional Terms

You may choose to offer, and to charge a fee for, warranty, support,

indemnity or liability obligations to one or more recipients of Covered

Software. However, You may do so only on Your own behalf, and not on

behalf of any Contributor. You must make it absolutely clear that any

such warranty, support, indemnity, or liability obligation is offered by

You alone, and You hereby agree to indemnify every Contributor for any

liability incurred by such Contributor as a result of warranty, support,

indemnity or liability terms You offer. You may include additional

disclaimers of warranty and limitations of liability specific to any

jurisdiction.

4. Inability to Comply Due to Statute or Regulation

---------------------------------------------------

If it is impossible for You to comply with any of the terms of this

License with respect to some or all of the Covered Software due to

statute, judicial order, or regulation then You must: (a) comply with

the terms of this License to the maximum extent possible; and (b)

describe the limitations and the code they affect. Such description must

be placed in a text file included with all distributions of the Covered

Software under this License. Except to the extent prohibited by statute

or regulation, such description must be sufficiently detailed for a

recipient of ordinary skill to be able to understand it.

5. Termination

--------------

5.1. The rights granted under this License will terminate automatically

if You fail to comply with any of its terms. However, if You become

compliant, then the rights granted under this License from a particular

Contributor are reinstated (a) provisionally, unless and until such

Contributor explicitly and finally terminates Your grants, and (b) on an

ongoing basis, if such Contributor fails to notify You of the

non-compliance by some reasonable means prior to 60 days after You have

come back into compliance. Moreover, Your grants from a particular

Contributor are reinstated on an ongoing basis if such Contributor

notifies You of the non-compliance by some reasonable means, this is the

first time You have received notice of non-compliance with this License

from such Contributor, and You become compliant prior to 30 days after

Your receipt of the notice.

5.2. If You initiate litigation against any entity by asserting a patent

infringement claim (excluding declaratory judgment actions,

counter-claims, and cross-claims) alleging that a Contributor Version

directly or indirectly infringes any patent, then the rights granted to

You by any and all Contributors for the Covered Software under Section

2.1 of this License shall terminate.

5.3. In the event of termination under Sections 5.1 or 5.2 above, all

end user license agreements (excluding distributors and resellers) which

have been validly granted by You or Your distributors under this License

prior to termination shall survive termination.

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\* \*

\* 6. Disclaimer of Warranty \*

\* ------------------------- \*

\* \*

\* Covered Software is provided under this License on an "as is" \*

\* basis, without warranty of any kind, either expressed, implied, or \*

\* statutory, including, without limitation, warranties that the \*

\* Covered Software is free of defects, merchantable, fit for a \*

\* particular purpose or non-infringing. The entire risk as to the \*

\* quality and performance of the Covered Software is with You. \*

\* Should any Covered Software prove defective in any respect, You \*

\* (not any Contributor) assume the cost of any necessary servicing, \*

\* repair, or correction. This disclaimer of warranty constitutes an \*

\* essential part of this License. No use of any Covered Software is \*

\* authorized under this License except under this disclaimer. \*

\* \*

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\* \*

\* 7. Limitation of Liability \*

\* -------------------------- \*

\* \*

\* Under no circumstances and under no legal theory, whether tort \*

\* (including negligence), contract, or otherwise, shall any \*

\* Contributor, or anyone who distributes Covered Software as \*

\* permitted above, be liable to You for any direct, indirect, \*

\* special, incidental, or consequential damages of any character \*

\* including, without limitation, damages for lost profits, loss of \*

\* goodwill, work stoppage, computer failure or malfunction, or any \*

\* and all other commercial damages or losses, even if such party \*

\* shall have been informed of the possibility of such damages. This \*

\* limitation of liability shall not apply to liability for death or \*

\* personal injury resulting from such party's negligence to the \*

\* extent applicable law prohibits such limitation. Some \*

\* jurisdictions do not allow the exclusion or limitation of \*

\* incidental or consequential damages, so this exclusion and \*

\* limitation may not apply to You. \*

\* \*

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

8. Litigation

-------------

Any litigation relating to this License may be brought only in the

courts of a jurisdiction where the defendant maintains its principal

place of business and such litigation shall be governed by laws of that

jurisdiction, without reference to its conflict-of-law provisions.

Nothing in this Section shall prevent a party's ability to bring

cross-claims or counter-claims.

9. Miscellaneous

----------------

This License represents the complete agreement concerning the subject

matter hereof. If any provision of this License is held to be

unenforceable, such provision shall be reformed only to the extent

necessary to make it enforceable. Any law or regulation which provides

that the language of a contract shall be construed against the drafter

shall not be used to construe this License against a Contributor.

10. Versions of the License

---------------------------

10.1. New Versions

Mozilla Foundation is the license steward. Except as provided in Section

10.3, no one other than the license steward has the right to modify or

publish new versions of this License. Each version will be given a

distinguishing version number.

10.2. Effect of New Versions

You may distribute the Covered Software under the terms of the version

of the License under which You originally received the Covered Software,

or under the terms of any subsequent version published by the license

steward.

10.3. Modified Versions

If you create software not governed by this License, and you want to

create a new license for such software, you may create and use a

modified version of this License if you rename the license and remove

any references to the name of the license steward (except to note that

such modified license differs from this License).

10.4. Distributing Source Code Form that is Incompatible With Secondary

Licenses

If You choose to distribute Source Code Form that is Incompatible With

Secondary Licenses under the terms of this version of the License, the

notice described in Exhibit B of this License must be attached.

Exhibit A - Source Code Form License Notice

-------------------------------------------

This Source Code Form is subject to the terms of the Mozilla Public

License, v. 2.0. If a copy of the MPL was not distributed with this

file, You can obtain one at http://mozilla.org/MPL/2.0/.

If it is not possible or desirable to put the notice in a particular

file, then You may include the notice in a location (such as a LICENSE

file in a relevant directory) where a recipient would be likely to look

for such a notice.

You may add additional accurate notices of copyright ownership.

Exhibit B - "Incompatible With Secondary Licenses" Notice

---------------------------------------------------------

This Source Code Form is "Incompatible With Secondary Licenses", as

defined by the Mozilla Public License, v. 2.0.

# 附录B NI专利信息

National Instruments Fieldbus hardware products (including Foundation

Fieldbus, CAN and DeviceNet) are covered by one or more of the following Patents:

U.S. Patent No(s).: 5,938,754

MXI-3 and MXI-4 Module Products

National Instruments MXI-3 and MXI-4 Module products are covered by one or

more of the following Patents:

U.S. Patent No(s).: 6,425,033; 6,418,504; 6,950,440; 6,968,464

Radio Frequency (RF) Products

National Instruments RF products are covered by one or more of the following

Patents:

U.S. Patent No(s).: 7,268,642

CompactRIO Products

National Instruments CompactRIO products are covered by one or more of the

following Patents:

U.S. Patent No(s).: 6,823,283; 7,254,512

PXI Express

National Instruments PXI Express products are covered by one or more of the

following Patents:

U.S. Patent No(s).: 6,981,086; 6,941,390

PC Cards

PC Cards manufactured and/or sold by National Instruments are licensed under

one or more of the following Patents:

U.S. Patent No(s).: 4,603,320; 4,972,470

NI-ELVIS

The NI-ELVIS product is covered by one or more of the following Patents:

U.S. Patent No(s).: 6,895,563

Smart Camera

National Instruments Smart Camera products are covered by one or more

of the following Patents:

U.S. Patent No(s).: 7,327,396

Other U.S. and International Patents Pending

For the most updated listing of patents which may cover the National Instruments

product(s) being used, please see www.ni.com/patents

# 致 谢

感谢孙会祥导师对我的悉心栽培和严格要求，以及提出的项目设计任务大纲和论文期间做出的指导。

感谢城轨创客空间给予的支持和帮助：前团队指导巩文东讲师、前团队项目助理徐立欣同学以及众多同学。

感谢对本项目伸出援手的同学和朋友们：山职钱进、潘瑞洋、焦念龙、刘泳峰、高昕，西安交大崔玉清，山大Jason Sun 、Weqian Lee，山建胡俊伟等。

感谢提供资源的社区贡献者：Victor、Gkasprow、Facchinm、DarkSector、Manfred Winterhoff。

感谢本设计中提供支持、评估的组织（排名不分先后）： Microsoft （Azure、Github、365）、Lattice Semi、Swiss Academic、National Instruments、[Microchip](https://www.bing.com/aclk?ld=e8s0qgSJ3fSMvSZM-QSW0vbTVUCUyCQ5j4l6zp6zZi1ZAiSQoLFI45CO8qtQ53L7iHQwyUHTTlPRRgQki6uC0FVyF_FQw20xHGtF6HNMiyu90yrOe8LpaN5S4dznOvnr6CwFuUbzKZC_VOaaJEObSyagUZXkZV0HpVSgiJTAlhJ910ffgCsVmMQMdUUimu4CJC-BIsmw&u=aHR0cHMlM2ElMmYlMmZ3d3cubWljcm9jaGlwLmNvbSUyZmVuLXVzJTJmcHJvZHVjdHMlMmZtaWNyb2NvbnRyb2xsZXJzLWFuZC1taWNyb3Byb2Nlc3NvcnMlMmY4LWJpdC1tY3VzJTNmdXRtX3NvdXJjZSUzZGJpbmclMjZ1dG1fbWVkaXVtJTNkUFBDJTI2dXRtX2NhbXBhaWduJTNkTUNVVG9vbHNfREUlMjZ1dG1fdGVybSUzZDgwNTEtTWlrcm9jb250cm9sbGVyJTI2dXRtX2NvbnRlbnQlM2Q4MzE1MDc3MjY2ODA2NSUyNm1zY2xraWQlM2Q3YzBjMTYzNmNmZmMxODUwY2ZhZjc3Y2FiMTQwNzczMw&rlid=7c0c1636cffc1850cfaf77cab1407733&ntb=1" \t "_blank)、Mouser Electronics、LCEDA、Dassault Systèmes 、Altium。