# Project 3

Power System

Report

by Xinqiao Zhang

EE-670


May, 2018

### Content

1.	Module mips	3
2.	UPF file and Block diagram	4
3.	UPF diagram (three domains collapsed)	16
4.	UPF diagram (three domains in detail)	17
	4.1 ControllMemory	17
	4.2 RegFile	18
	4.3 IMemory	19
5.	Power Report	20
	5.1 Report result (Good)	
	5.2 Report result (Before)	21
	5.3 Report analyses	
	5.4 Additional Report information	23
6.	Reference	27

## 1. Module mips


## Complete single-cycle processor




## 2. UPF file and Block diagram

#### ####### Create Power Domains #########


- 1. create power domain TOP
- 2. create\_power\_domain IMemory -elements InstructionMemory
- 3. create power domain ControlIMemory -elements ControlInstructionMemory
- 4. create power domain RegFile -elements RegisterFile




- ## Toplevel Connections ######
  ## Create supply port and net ######
- 5. create\_supply\_port VDD\_HIGH
- 6. create supply net VDD HIGH -domain TOP
- 7. create\_supply\_net VDD\_HIGH -domain RegFile -reuse
- 8. create supply net Rst -domain RegFile
- 9. connect supply net VDD HIGH -ports VDD HIGH




- **##** Create supply net **#####**
- 10.create\_supply\_net VDD\_power
- 11. create\_supply\_net G\_ground
- 12. set\_domain\_supply\_net TOP -primary\_power\_net VDD\_power -primary\_ground\_net G\_ground




- ## Create supply port #####
- 13. create\_supply\_port VDD\_IMemory
- 14.create\_supply\_port VDD\_RegFile
- 15. create supply port VDD ControlIMemory



## ## Connect ports to nets ###### 16. connect supply net IMemory.primary.power -ports VDD IMemory 17. connect\_supply\_net RegFile.primary.power -ports VDD\_RegFile 18. connect\_supply\_net ControlIMemory.primary.power -ports VDD\_ControlIMemory VDD ControllMemory VDD HIGH VDD IMemory VDD RegFile 18 16 **MIPS** ControllMemory.primary.power Memory.primary.power RegFile.primary.power VDD power\* ## create ports and connect nets ###### 19. create supply port GND IMemory 20. create supply port GND RegFile 21. create supply port GND ControlIMemory 22. connect supply net IMemory.primary.ground -ports GND IMemory



```
# create supply VSS
25.create_supply_port VSS
26.create_supply_net VSS -domain TOP
27.connect_supply_net VSS -ports VSS
```



```
###set different voltage ###
set_voltage 1.1 -object_list Rst

set_voltage 1.1 -object_list VDD_HIGH
set_voltage 1.1 -object_list VDD_power

set_voltage 0 -object_list VSS
set_voltage 0 -object_list G_ground

set_voltage 1.1 -object_list TOP.primary.power
set_voltage 0 -object_list TOP.primary.ground


set_voltage 1.1 -object_list IMemory.primary.power
set_voltage 0 -object_list IMemory.primary.ground

set_voltage 1.1 -object_list RegFile.primary.power
set_voltage 0 -object_list RegFile.primary.ground

set_voltage 1.1 -object_list ControlIMemory.primary.power
set_voltage 0 -object_list ControlIMemory.primary.ground
```


#### ######## Create Shut-Down Logic ######

- 28. create\_power\_switch sw1 -domain TOP -input\_supply\_port {in1 VDD\_HIGH} output\_supply\_port {out1 ControlIMemory.primary.power} -control\_port {cc CPUOff} on\_state {state2009 in1 {!cc}}
- 29. create\_power\_switch sw2 -domain TOP -input\_supply\_port {in1 VDD\_HIGH} output\_supply\_port {out1 RegFile.primary.power} -control\_port {cc CPUOff} -on\_state {state2009 in1 {!cc}}
- 30.create\_power\_switch sw3 -domain TOP -input\_supply\_port {in1 VDD\_HIGH} output\_supply\_port {out1 IMemory.primary.power} -control\_port {cc CPUOff} -on\_state {state2009 in1 {!cc}}




#### ####### Isolation cell Settings for all #######

- 31. set\_isolation RF\_iso\_in -domain RegFile -isolation\_power\_net VDD\_HIGH isolation\_ground\_net VSS -clamp\_value 1 -applies\_to inputs
- 32. set\_isolation\_control RF\_iso\_in -domain RegFile -isolation\_signal rst -isolation\_sense high -location parent




#### #### Retention Logic #############

- 33. set\_retention RF\_retain -domain RegFile -retention\_power\_net VDD\_power retention\_ground\_net G\_ground
- 34. set\_retention\_control RF\_retain -domain RegFile -save\_signal {DMWE high} restore signal {rst low}
- 35. map retention cell RF retain -domain RegFile -lib cell type LIB CELL NAME




- 36. set\_retention CT\_retain -domain ControlIMemory -retention\_power\_net VDD\_power retention ground net G ground
- 37. set\_retention\_control CT\_retain -domain ControlIMemory -save\_signal {RegDst high} restore\_signal {Branch high}
- 38. map retention cell CT retain -domain ControlIMemory -lib cell type LIB CELL NAME




#### 

- 39. set\_level\_shifter IM\_ls\_in -domain IMemory -applies\_to inputs -location self -rule both
- 40. set\_level\_shifter IM\_ls\_out -domain IMemory -applies\_to outputs -location self -rule both




#### #### Level Shifter #################

- 41. set\_level\_shifter RF\_ls\_out -domain RegFile -applies\_to outputs -location self -rule both
- 42. set\_level\_shifter RF\_ls\_in -domain RegFile -applies\_to inputs -location self -rule both



#### #### Level Shifter ####


- 43. set\_level\_shifter CI\_ls\_out -domain ControlIMemory -applies\_to inputs -location self rule both
- 44. set\_level\_shifter CI\_ls\_in -domain ControlIMemory -applies\_to outputs -location self rule both



### Create Power State Table ##################


# NOT support for this tech file


## 3. UPF diagram (three domains collapsed)




## 4. UPF diagram (three domains in detail)

### 4.1 ControllMemory





### 4.3 IMemory



### 5. Power Report

### 5.1 Report result (Good)

```
************
Report : power
 -analysis_effort low
Design : MIPS
Version: I-2013.12-SP5-11
Date : Wed May 16 18:47:57 2018
*************
Library(s) Used:
   gscl45nm (File: /export/opt/FreePDK45/osu_soc/lib/files/gscl45nm.db)
   gtech (File: /export/opt/synopsys/I-2013.12-SP5-11/libraries/syn/gtech.db)
Global Operating Voltage = 1.1
Power-specific unit information :
   Voltage Units = 1V
   Capacitance Units = 1.000000pf
   Time Units = 1ns
   Dynamic Power Units = 1mW (derived from V,C,T units)
   Leakage Power Units = 1nW
  Cell Internal Power = 766.1342 uW
 Net Switching Power = 592.1776 mW (100%)
           -------
: Power = 592.9437 mW
Total Dynamic Power
Cell Leakage Power = 97.0047 uW
Internal Switching
Power Group Power
                                           Leakage
                                                               Total
                                               Power
                                                               Power ( % )
0.0000
0.0000
0.0000
                                                0.0000
                                                                0.0000 ( 0.00%)
                                               0.0000
                                                               0.0000 ( 0.00%)
                                         0.0000
0.0000
1.7593e+03
                                                                0.0000 ( 0.00%)
                                                           591.4296 ( 99.73%)
0.4750 ( 0.08%)
                             591.4296
                           591.4296
9.5207e-03
sequential 2.9194e-03
                        2.3088e-03 98.0132 5.3262e-03 ( 0.00%)
0.7362 9.5147e+04 1.1308 ( 0.19%)
combinational 0.2995
                0.7661 mW 592.1776 mW 9.7005e+04 nW 593.0408 mW
Total
```

### 5.2 Report result (Before)

```
**********
Report : power
 -analysis_effort low
Design : MIPS
Version: I-2013.12-SP5-11
Date : Wed May 16 15:46:51 2018
**********
Library(s) Used:
    gscl45nm (File: /export/opt/FreePDK45/osu_soc/lib/files/gscl45nm.db)
    gtech (File: /export/opt/synopsys/I-2013.12-SP5-11/libraries/syn/gtech.db)
Global Operating Voltage = 1.1
Power-specific unit information :
   Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW (derived from V,C,T units)
    Leakage Power Units = 1nW
  Cell Internal Power = 6.5876 \text{ uW} (0%)
  Net Switching Power = 6.1926 mW (100%)
Total Dynamic Power
                      = 6.1991 mW (100%)
Cell Leakage Power = 48.5175 uW
Internal Switching Leakage Total
Power Group Power Power Power
                                                                     Power ( % )
io_pad 0.0000 0.0000 0.0000 0.0000 (0.00%)
memory 0.0000 0.0000 0.0000 0.0000 (0.00%)
black_box 0.0000 0.0000 0.0000 0.0000 (0.00%)
clock_network 0.0000 6.1857 0.0000 6.1857 (99.01%)
register 4.6434e-03 1.3678e-04 1.7593e+03 6.5394e-03 (0.10%)
sequential 3.0520e-05 3.0716e-05 98.0132 1.5925e-04 (0.00%)
                             3.0716e-05 98.0132
6.6868e-03 4.6660e+04
combinational 1.9137e-03
                                                                 5.5261e-02 ( 0.88%)
______
          6.5876e-03 mW 6.1926 mW 4.8517e+04 nW 6.2477 mW
```

#### 5.3 Report analyses

#### Why the power is about 6 mW before?

I have searched online for power consumption of mips, and I found a word "If the CPU is a multi-core design, then each core will likely use between 600 to 750 milliwatts." (1).

Here are some likely main reasons:

- My clock period is 100us before, which is a very low frequency, according to P = CVdd<sup>2</sup>f, the power consumption may be much less, If I set my clock period to 1us, it will be about 600 milliwatts (shown in 5.1 good).
- My design can run limited instruction commands like "add, sub, or ,stl, jump"
- The size of my Datamemory is 128 \*32, which is not big enough

#### Why memory power is zero?

There are 7 predefined power groups

- \* io\_pad: cells defined as part of the pad\_cell group in the library.
- \* memory: cells defined as part of the memory group in the library.
- \* black\_box: cells with no functional description in the library.
- \* clock\_network: cells in the clock\_network excluding io\_pad cells.
- \* register: latches and flip flops driven by the clock network excluding io pads and black boxes.
- \* combinational: non-sequential cells with a functional description.
- \* sequential: latches and flip flops clocked by signals other than those in the clock network.

The reason why memory power is 0 is that library file (gscl45nm) did not group any module in 'memory' group when compiling.

#### • What is the difference between Inverter and level-shifter?

- Inverter can be used when going from high to low (as long as you mantain reliability). We cannot use it when going from low to high because the pmos won't switch off.
- level-shifter may be used in most cases.

- Why clock power takes more than 99% while sequential and combinational takes less than 1%?
  - In my instruction memory, I have only 12 instructions and the rest of the time, the processor do nothing but changing clock.
  - > The clock power mainly used to change clock
  - > The sequential or combinational power mainly used to run instructions.
- In order to change the power from 0.02mW (presentation on May 16th ) to 6.2mW, what did you modified in UPF file?

I found that most of the registers were removed during compiling, so I use another command to let complier does not touch it, the command is:

set\_dont\_touch [get\_designs Shifter\_2]

### 5.4 Additional Report information

ELAPSED TIME	AREA	WORST NE	TOTAL G SETUP COST	DESIGN RULE COST	ENDPOINT
0:03:3	5 19022.6	0.3	31 234.7	12.3	
0:03:3	5 19022.6	0.3	31 234.7	12.3	
	5 19022.6				
0:03:3	5 19022.6	0.3	234.7	12.3	
Re-synth	esis Optimiz	zation (E	hase 1)		
Re-synth	esis Optimiz	zation (E	Phase 2)		
Global O	ptimization	(Phase 1	.)		
Global O	ptimization	(Phase 2	2)		
Global O	ptimization	(Phase 3	3)		
Global O	ptimization	(Phase 4	ł)		
Global O	ptimization	(Phase 5	5)		
Global O	ptimization	(Phase 6	5)		
Global O	ptimization	(Phase 7	")		
Global O	ptimization	(Phase 8	3)		
Global O	ptimization	(Phase 9	9)		
Global O	ptimization	(Phase 1	.0)		
Global O	ptimization	(Phase 1	1)		
Global O	ptimization	(Phase 1	2)		
Global O	ptimization	(Phase 1	.3)		
Global O	ptimization	(Phase 1	4)		
Global O	ptimization	(Phase 1	.5)		
Global O	ptimization	(Phase 1	.6)		
Global O	ptimization	(Phase 1	.7)		
Global O	ptimization	(Phase 1	.8)		
Global O	ptimization	(Phase 1	.9)		
Global O	ptimization	(Phase 2	20)		
Global O	ptimization	(Phase 2	21)		

```
Global Optimization (Phase 22)
Global Optimization (Phase 23)
Global Optimization (Phase 24)
Global Optimization (Phase 25)
Global Optimization (Phase 26)
Global Optimization (Phase 27)
Global Optimization (Phase 28)
Global Optimization (Phase 29)
Global Optimization (Phase 29)
Global Optimization (Phase 30)
Mapping 'MIPS_DW01_add_4'
0:04:46 16950.6 0.06 36.0 11.3
```

### Beginning Delay Optimization Phase

	AREA	WORST NEG SLACK	COST	RULE COST	ENDPOINT
0:04:49 0:04:51 0:04:53 0:04:54 0:04:58 0:04:59 0:04:59 0:04:59 0:05:01 0:05:11 0:05:11	16950.6 17069.8 17173.6 17192.8 17208.3 17317.2 17317.2 17317.2 17317.2 17317.2 17317.2 17317.2	0.06 0.03 0.02 0.02 0.02 0.01 0.01 0.01 0.01 0.01	36.0 16.1 9.0 7.2 6.2 4.4 4.4 4.4 4.4 0.0	11.3 11.2 11.2 11.2 11.3 11.3 11.3 11.3	
Beginning D					
0:05:11 0:05:11 0:05:11 0:05:11 0:05:11 0:05:11	17345.8 17345.8 17345.8 17345.8 17345.8 17345.8	0.00 0.00 0.00 0.00 0.00 0.00 0.00	0.0 0.0 0.0 0.0 0.0	11.4 11.4 11.4 11.4 11.4	

### Beginning Design Rule Fixing (max\_capacitance)

ELAPSED TIME	AREA	WORST NEG SLACK	TOTAL SETUP COST	DESIGN RULE COST	ENDPOINT
0:05:11 Global Opti Global Opti Global Opti	mization mization	(Phase 31) (Phase 32)	0.0	11.4	
0:05:21	18115.0	0.03	11.8		RegisterFile/net237336
0:05:22 0:05:23	19012.8 19567.0	0.03	12.0		RegisterFile/net238095 RegisterFile/net237048
0:05:24	20348.8	0.03	11.9		RegisterFile/net238543

ELAPSED TIME	AREA	WORST NEG SLACK	TOTAL SETUP COST	DESIGN RULE COST	ENDPOINT
0.09.07	20042.9	0.03		/ • /	
0:09:07			21.8		
0:07:00			260.7		nogrotorriro, regr, reg [21], next_state
0:07:00	25995.5		266.7		RegisterFile/reg17 reg[21]/next state
0:06:59	26186.9		270.8		
0:06:58	27429.6		272.5		
0:06:57	27959.5		273.8		
0:06:56	29001.8		288.7		
0:06:54	29255.2		298.3		
0:06:54	29255.2		298.3		
0:06:50	32919.0		300.1		
0:06:48	32926.1		300.1		net234896
0:06:46	32928.0		300.1		RegisterFile/net237597
0:06:41	32913.9		275.0		RegisterFile/reg21_reg[27]/next_state
0:06:40	32917.6		276.1		<pre>RegisterFile/reg21_reg[27]/next_state</pre>
0:06:38	32944.9		282.4		RegisterFile/reg5_reg[29]/next_state
0:06:36	32939.7	0.32	288.9		RegisterFile/reg5_reg[25]/next_state
0:06:33	32967.4	0.33	302.5		RegisterFile/reg21_reg[22]/next_state
0:06:31	32995.5	0.35	316.5		RegisterFile/reg21_reg[22]/next_state
0:06:28	33042.9	0.37	332.0		RegisterFile/reg21_reg[29]/next_state
		0.42			RegisterFile/reg21_reg[22]/next_state
0:06:23	32939.7		370.0		sub_x_7/net241128  PagistarFile/reg21 reg[22]/next state
0:06:19	32331.3	0.33	402.1		
0:06:17	32331.5	0.32	290.2		RegisterFile/net235450
0:06:17	32267.7	0.31	296.2		InstructionMemory/IMRD[23]
0:06:12	31749.1	0.31	277.7		RegisterFile/net241214
0:06:11	30785.6	0.31	272.3		RegisterFile/net235922
0:06:08	29796.8	0.26	219.3		RegisterFile/net240122
0:06:04	28729.1	0.26	205.7		RegisterFile/net238359
0:06:00	27861.9	0.02	9.0		RegisterFile/net237996
0:05:57	27846.4	0.00	0.3		RegisterFile/reg30 reg[25]/next state
0:05:55	27821.0	0.00	1.6		RegisterFile/reg30 reg[29]/next state
0:05:54	27745.5	0.01	2.3		RegisterFile/reg30 reg[23]/next state
0:05:52	27713.1	0.02	6.3	6.0	RegisterFile/reg30_reg[31]/next_state
0:05:49	27705.6	0.02	6.5	6.0	sub_x_7/net241004
0:05:48	27702.3	0.02	6.7		sub_x_7/net241009
0:05:46	27704.7	0.02	6.7		RegisterFile/net239216
0:05:45	27707.5	0.02	6.7		RegisterFile/net236406
0:05:44	27669.9	0.02	6.7		RegisterFile/net239355
0:05:43	27621.1	0.02	6.7		RegisterFile/net235780
0:05:42	27495.3	0.02	6.9		RegisterFile/net241355
0:05:41	27402.0	0.02	6.9		RegisterFile/net244147
0:05:40	27305.8	0.02	6.9		RegisterFile/net238215
0:05:38	27287.9	0.02	7.1		add_x_6/net240618
0:05:37	26675.5	0.02	7.5		add_x_6/net240656
	26008.1	0.02	8.8		sub_x_7/net240880
0:05:34					
0:05:34	25731.2	0.02	8.8		RegisterFile/net235243
0:05:32	25731.2	0.02	8.8		RegisterFile/net236436
0:05:32	25703.6	0.03	11.6		RegisterFile/net242085
0:05:31	25697.0	0.03	11.6		RegisterFile/net236733
0:05:30	25299.5	0.03	11.9		RegisterFile/net237366
0:05:29	24602.6	0.03	11.9	7.7	RegisterFile/net235095
0:05:28	24359.0	0.03	11.9	7.7	RegisterFile/net239640
0:05:28	24130.9	0.03	11.9	7.7	RegisterFile/net238607
0:05:27	23586.1	0.03	11.9		RegisterFile/net237265
0:05:25	22081.5	0.03	11.9		RegisterFile/net239697

Information: Total 0 level shifters are removed incrementally. (MV-238)

#### Beginning Area-Recovery Phase (max\_area 0)

ELAPSED TIME	AREA	WORST NEG SLACK		DESIGN RULE COST	ENDPOINT
	22760 6	0.03			
			19.3	/ • /	
Global Opt: Global Opt:					
Global Opt:					
Global Opt:					
Global Opt:					
Global Opt:					
Global Opt:					
Global Opt:					
Global Opt:					
Global Opt:					
Global Opt:					
Global Opt:					
Global Opt:	imization	(Phase 46)			
Global Opt:	imization	(Phase 47)			
Global Opt:	imization	(Phase 48)			
Global Opt:					
Global Opt:					
Global Opt:					
Global Opt:					
Global Opt:					
Global Opt:					
Global Opt:					
Global Opt:					
Global Opt:					
Global Opt:					
Global Opt:					
Global Opt: Global Opt:					
Global Opt:					
Global Opt:					
Global Opt:					
Global Opt:					
Global Opt:					
_	26689.1	0.48	404.3	2.0	RegisterFile/reg17 reg[31]/next state
0:09:49	26694.7	0.48	402.6		3 _ 3 _ 3
0:11:29	24494.2	0.05	32.5		
0:11:32	24571.1	0.04	23.0	7.5	
0:11:34	24616.7	0.03	17.3	7.4	
0:11:35	24677.7	0.02	13.2		
0:11:37	24714.7	0.02	10.3		
0:11:38	24742.4	0.02	8.7		
0:11:39	24756.5	0.02	8.6		
0:11:39	24781.4	0.02	6.9		
0:11:40	24781.4	0.02	6.7		
0:11:49	24694.1	0.01	3.6		
0:11:49	24694.1	0.01	3.6		
0:11:49	24694.1	0.01	3.3		
0:11:49 0:11:57	24694.1 24652.8	0.01	3.3 1.9		
0:11:57	24652.8	0.01	1.9		
0:12:03	24606.8	0.00	0.0		
0.12.00		0.00	0.0		

Loading db file '/export/opt/FreePDK45/osu soc/lib/files/gscl45nm.db'

Optimization Complete

### 6. Reference

(1) https://www.androidauthority.com/arms-secret-recipe-for-power-efficient-processing-409850/