

Answers you should know after this...

- What are the three ways to improve execution throughput?
- When to use SOA vs AOS?
- What is memory Coalescing? When to use it? Why is it important?
- What is shared memory? How to use it?
- What is memory bank conflict? How to work around it?
- What is branch divergence?
- How to optimize for instruction mix?
- What is occupancy? How to model/measure it?
- How to use the code profiler with CUDA?

18-645 - How to Write Fast Code?

Module 3 Part 2 Carnegie Mellon University (c) 2011-2014


3


Outline


- Maximizing Memory Throughput
- Maximizing Instruction Throughput
- Maximizing Scheduling Throughput
- More Special Optimizations
- Performance Analysis: NVIDIA Visual Profiler


18-645 - How to Write Fast Code?


Module 3 Part 2 Carnegie Mellon University (c) 2011-2014











(M2) Memory Coalescing

- Hardware Constraint: DRAM is accessed in "segments" of 32B/64B/128B
 - Unused data loaded in a "segment" still takes up valuable bandwidth
- Goal: combine multiple memory accesses generated from multiple threads into a single physical transaction
 - increases effective throughput to DRAM
- Rules for maximizing DRAM memory bandwidth:
 - Possible bus transaction sizes: 32B, 64B, or 128B
 - Memory segment must be aligned: First address = multiple of segment size
 - Hardware coalescing for each half-warp: 16-word wide

Kirk, Hwu, Programming Massively Parallel Processors, Chapter 6.2

18-645 - How to Write Fast Code?

Module 3 Part 2 Carnegie Mellon University (c) 2011-2014

10

When is the Access Coalesced?

- "Threads can access any words in any order, including the same words, and a single memory transaction for each segment addressed by a half-warp"
- Detailed protocol:

Find the memory segment that contains the address requested by the active thread with the lowest thread ID.

- 32 bytes for 1-byte words
- 64 bytes for 2-byte words
- 128 bytes for 4-, 8- and 16-byte words.

Find all other active threads whose requested address lies in the same segment.

Reduce the transaction size, if possible:

- If the transaction size is 128 bytes and only the lower or upper half is used, reduce the transaction size to 64 bytes;
- If the transaction size is 64 bytes (originally or after reduction from 128 bytes) and only the lower or upper half is used, reduce the transaction size to 32 bytes.

Carry out the transaction and mark the serviced threads as inactive


Repeat until all threads in the half-warp are serviced.


18-645 - How to Write Fast Code?


Module 3 Part 2

Carnegie Mellon University (c) 2011-2014


11







Using Shared Memory Two approaches to using shared memory (1) Declared a fixed sized variable at compile time __shared__ float As[BLOCK_SIZE][BLOCK_SIZE]; __shared__ float Bs[BLOCK_SIZE][BLOCK_SIZE]; (2) Define a size to be used at run time global void mykernel(int a, float *objects) { extern __shared__ char sharedMemory[]; unsigned char *membershipChanged = (unsigned char *)sharedMemory; float *clusters = (float *)(sharedMemory + blockDim.x); // In host code mykernel <<< nBlks, nThds, shmemByteSize >>> (a, objects); 18-645 - How to Write Fast Code? Module 3 Part 2 Carnegie Mellon University (c) 2011-2014 15



(M4) Memory Bank Conflicts


- Shared memory has 32 banks
 - Organized such that successive 32-bit words are assigned to successive banks
 - Each bank has a bandwidth of 32 bits per two clock cycles (2 cycle latency)
- A bank conflict occurs if two or more threads access any bytes within different 32-bit words belonging to the same bank


18-645 - How to Write Fast Code?


Module 3 Part 2


Carnegie Mellon University (c) 2011-2014


17














Examples:

Example 1

Example 2

if (c > 0) { a = a1; if(c>0){ tid = threadIdx.x; if (a[tid] > 0) { x = x*a1 + b1;x += 1; y = y*a1 + b1;b = b1;else { } else { } else { if (b[tid] > 0) { x = x*a2 + b2;a = a2;x += 2; y = y*a2 + b2;b = b2;} else { x += 3;x = x*a + b;y = y*a + b;

Original Code

Optimized Code

• Optimization:

}

• Factor out decision variables to have shorter sequence of divergent code

Tianyi David Han, Tarek S. Abdelrahman, Reducing Branch Divergence in GPU Programs, GPGPU-4 Mar 05-05 2011, Newport Beach, CA USA

18-645 - How to Write Fast Code?

Module 3 Part 2 Carnegie Mellon University (c) 2011-2014

24

(I1) Branch Divergence


- At every instruction issue, SIMT unit selects a warp that is ready to execute
- A warp executes one common instruction at a time
 - Full efficiency is realized when all 32 threads of a warp agree on their path
- If threads of a warp diverge via a data-dependent conditional branch
 - the warp serially executes each branch path taken
 - disables threads that are not on that path
 - · when all paths complete
 - the threads converge back to the same execution path
- Branch divergence occurs only within a warp

18-645 - How to Write Fast Code?

Module 3 Part 2

Carnegie Mellon University (c) 2011-2014

25



(12) Optimizing Instruction Mix

- Compiler Assisted Loop Unrolling
 - Provides more instruction level parallelism for the compiler to use
 - Improves the ability for the compiler to find the instruction mix that increases instructions executed per cycle (IPC)
- By default, the compiler unrolls small loops with a known trip count
- In CUDA, #pragma unroll directive can control unrolling of any given loop
 - Must be placed immediately before the loop and only applies to that loop
 - Optionally followed by a number
 - · Specifies how many times the loop must be unrolled

18-645 - How to Write Fast Code?

Module 3 Part 2 Carnegie Mellon University (c) 2011-2014

27

Compiler Assisted Loop Unrolling

- Example 1:
 - · Loop to be unrolled 5 times

```
#pragma unroll 5
for (int i = 0; i < n; ++i)
```

- Example 2:
 - Preventing the compiler from unrolling a loop

```
#pragma unroll 1
for (int i = 0; i < n; ++i)
```

Example 3:

```
#pragma unroll
for (int i = 0; i < n; ++i)
```

- If n is a constant, loop is fully unrolled
- If n is a variable loop is not rolled at all

18-645 - How to Write Fast Code?

Module 3 Part 2 Carnegie Mellon University (c) 2011-2014


28

18-645 - How to Write Fast Code?


Outline • Maximizing Memory Throughput • Maximizing Instruction Throughput • Maximizing Scheduling Throughput • More Special Optimizations • Performance Analysis: NVIDIA Visual Profiler

Module 3 Part 2 Carnegie Mellon University (c) 2011-2014

29




18-645 - How to Write Fast Code?





Module 3 Part 2 Carnegie Mellon University (c) 2011-2014

31



How to Get the Parameters • Threads/block: · Programmer specified at global function launch Registers/thread: · Use compiler option to display at compile time --ptxas-options=-v Expected output: ptxas info: Compiling entry function '_XYZ_' for 'sm_20' ptxas info: Used 25 registers, 3616+0 bytes smem, 53 bytes cmem[0], 4 bytes cmem[16] Shared memory/block: • If determined at runtime, user specified variable • If determined at compile time, see output from: --ptxas-options=-v 18-645 - How to Write Fast Code? Module 3 Part 2 Carnegie Mellon University (c) 2011-2014 33





Outline • Maximizing Memory Throughput • Maximizing Instruction Throughput • Maximizing Scheduling Throughput • More Special Optimizations • Performance Analysis: NVIDIA Visual Profiler

Special Optimizations

- Device-only CUDA intrinsic functions
 - Faster implementation with reduced accuracy
 - Use compiler option (-use_fast_math) to force each function on the left to compile to its intrinsic counterpart.
 - Or selectively replace mathematical function calls by calls to intrinsic functions

Operator/Function	Device Function
x/y	fdividef(x,y)
sinf(x)	_sinf(x)
cosf(x)	cosf(x)
tanf(x)	tanf(x)
sincosf(x,sptr,cptr)	sincosf(x,sptr,cptr)
logf(x)	_logf(x)
log2f(x)	log2f(x)
log10f(x)	log10f(x)
expf(x)	expf(x)
exp10f(x)	exp10f(x)
powf(x,y)	powf(x,y)

18-645 - How to Write Fast Code?

Module 3 Part 2

Carnegie Mellon University (c) 2011-2014

37

Outline

- Maximizing Memory Throughput
- Maximizing Instruction Throughput
- Maximizing Scheduling Throughput
- More Special Optimizations
- Performance Analysis: NVIDIA Visual Profiler

18-645 - How to Write Fast Code?

Module 3 Part 2 Carnegie Mellon University (c) 2011-2014

38

Tools for Measuring Performance

CUDA Profiler Tutorial – by Erik Reed

18-645 - How to Write Fast Code?

Module 3 Part 2 Carnegie Mellon University (c) 2011-2014

39

How is this relevant to writing fast code?

Fast Platforms

Good Techniques

- Multicore platforms
- Manycore platforms
- Cloud platforms

- Data structures
- Algorithms
- Software Architecture
- Introduced the manycore platform HW and SW mental models
- Introduced the terminologies for you to start FLIRTing with the technology
- Introduced design trade-offs in data structures with some algorithms
- Next lectures:
 - Focus on algorithms and software architecture

18-645 - How to Write Fast Code?

Module 3 Part 2 Carnegie Mellon University (c) 2011-2014

40