```
Lab Code [15 points]
Filename: 01_struc.sv
AndrewID: xinyew
    `default_nettype none
  2
  3
    module dFlipFlop(
      output logic q,
  5
      input logic d, clock, reset);
  6
  7
      always_ff @(posedge clock)
  8
        if (reset == 1'b1)
  9
          q \le 0;
 10
        else
          q \le d;
 11
 12
 13 endmodule : dFlipFlop
 14
 15 //
 16 //
                    Q2
                        Q1
                            Q0
                                    desciption
 17 //
 18 //
         State1
                     0
                         0
                             0
                                    computer #5:
                                    computer #1, #5;
 19
         State2
                     0
                         0
                              1
                                    computer #1, #5, #9;
 20 //
         State3
                     0
                         1
                             0
                                    computer #1, #3, #5;
 21 //
         State4
                     0
                         1
                             1
                                                              win
                                    computer #1, #2, #3, #7; win
 22 //
                             0
         State5
                     1
                         0
 23 //
                                    computer #1, #3, #5, #7; win
         State6
 24 //
 25
 26 module myExplicitFSM(
 27
      output logic [3:0] cMove,
                          win,
 28
      output logic
      output logic
 29
                          q0, q1, q2,
 30
             logic [3:0] hMove,
      input
 31
            logic
      input
                          clock, reset);
 32
 33
      logic d0, d1, d2;
 34
 35
      // flip-flops instantiation
      dFlipFlop ff0(.d(d0),
 36
 37
                     .q(q0)
                     .clock(clock)
 38
 39
                     .reset(reset)),
                 ff1(.d(d1),
 40
                     .q(q1)
 41
 42
                     .clock(clock)
 43
                     .reset(reset)),
                 ff2(.d(d2),
 44
 45
                     •q(q2)
 46
                     .clock(clock)
 47
                     .reset(reset));
 48
 49
      // next state generation
      assign d2 = ((~q2) & q1 & q0 & (~hMove[3]) & (~hMove[2]) & hMove[1] & (~hMo...
 50
Line length of 87 (max is 80)
 51
                   ((~q2) & q1 & q0 & (~hMove[3]) & (~hMove[2]) & hMove[1] & (~hMo...
Line length of 86
                   (max is 80)
 52
                   ((~q2) & q1 & q0 & (~hMove[3]) & hMove[2] & hMove[1] & hMove[0]) |
                   ((~q2) & q1 & q0 & hMove[3] & (~hMove[2]) & (~hMove[1]) & (~hMo...
 53
Line length of 86 (max is 80)
 54
 55
                   (q2 & (~q1) & (~q0) & (~hMove[3]) & (~hMove[2]) & (~hMove[1]) &...
                   (max is 80)
Line length of 89
 56
                   (q2 & (~q1) & (~q0) & (~hMove[3]) & (~hMove[2]) & hMove[1] & (~...
                   (max is 80)
Line length of 89
                   (q2 & (~q1) & (~q0) & (~hMove[3]) & (~hMove[2]) & hMove[1] & hM...
 57
Line length of 86
                   (max is 80)
                   (q2 & (~q1) & (~q0) & (~hMove[3]) & hMove[2] & (~hMove[1]) & (~...
 58
Line length of 89
                   (max is 80)
                   (q2 & (~q1) & (~q0) & (~hMove[3]) & hMove[2] & (~hMove[1]) & hM...
 59
Line length of 86
                   (max is 80)
                    (q2 & (~q1)
                               & (~q0) & (~hMove[3]) & hMove[2] & hMove[1] & (~hMo...
Line length of 86 (max is 80)
```

```
(q2 & (~q1) & (~q0) & (~hMove[3]) & hMove[2] & hMove[1] & hMove...
Line length of 83
                   (max is 80)
                   (q2 & (~q1)
                               & (~q0) & hMove[3] & (~hMove[2]) & (~hMove[1]) & (~...
                   (max is 80)
Line length of 89
 63
                   (q2 & (~q1) & (~q0) & hMove[3] & (~hMove[2]) & (~hMove[1]) & hM...
Line length of 86
                   (max is 80)
 64
                   (q2 & (~q1) & q0 & (~hMove[3]) & (~hMove[2]) & (~hMove[1]) & hM...
 65
Line length of 86 (max is 80)
                   (q2 & (~q1) & q0 & (~hMove[3]) & (~hMove[2]) & hMove[1] & (~hMo...
Line length of 86
                   (max is 80)
                   [q2 & (~q1)
                               & q0 & (~hMove[3]) & (~hMove[2]) & hMove[1] & hMove...
Line length of 83
                   (max is 80)
                   (q2 & (~q1)
                               & q0 & (~hMove[3]) & hMove[2] & (~hMove[1]) & (~hMo...
 68
                   (max is 80)
Line length of 86
 69
                   (q2 & (~q1)
                               & q0 & (~hMove[3]) & hMove[2] & (~hMove[1]) & hMove...
Line length of 83
                   (max is 80)
                               & q0 & (~hMove[3]) & hMove[2] & hMove[1] & (~hMove[...
 70
                   (q2 & (~q1)
                   (max is 80)
Line length of 83
 71
                   (q2 & (~q1) & q0 & (~hMove[3]) & hMove[2] & hMove[1] & hMove[0]) |
 72
                         (~q1)
                               & q0 & hMove[3] & (~hMove[2]) & (~hMove[1]) & (~hMo...
                   (q2 &
Line length of 86
                   (max is 80)
 73
                   (q2 & (~q1) & q0 & hMove[3] & (~hMove[2]) & (~hMove[1]) & hMove...
Line length of 82
                   (max is 80)
 74
 75
      assign d1 = ((\sim q2) \& (\sim q1) \& q0 \& (\sim hMove[3]) \& (\sim hMove[2]) \& hMove[1] \& (\sim ...
Line length of 89
                   (max is 80)
                    (~q2) & (~q1) & q0 & (~hMove[3]) & (~hMove[2]) & hMove[1] & hM...
 76
Line length of 86
                   (max is 80)
                   ((~q2) & (~q1) & q0 & (~hMove[3]) & hMove[2] & (~hMove[1]) & (~...
Line length of 89
                   (max is 80)
                    (~q2) & (~q1) & q0 & (~hMove[3]) & hMove[2] & hMove[1] & hMove...
 78
                   (max is 80)
Line length of 83
                   ((~q2) & (~q1) & q0 & hMove[3] & (~hMove[2]) & (~hMove[1]) & (~...
 79
Line length of 89
                   (max is 80)
                    (~q2) & (~q1) & q0 & hMove[3] & (~hMove[2]) & (~hMove[1]) & hM...
 80
Line length of 86
                   (max is 80)
81
                   ((~q2) & q1 & (~q0) & (~hMove[3]) & (~hMove[2]) & (~hMove[1]) &...
 82
Line length of 89
                   (max is 80)
                   ((~q2) & q1 & (~q0) & (~hMove[3]) & (~hMove[2]) & hMove[1] & (~...
Line length of 89
                   (max is 80)
 84
                   ((~q2) & q1 & (~q0) & (~hMove[3]) & (~hMove[2]) & hMove[1] & hM...
Line length of 86
                   (max is 80)
                   ((~q2) & q1 & (~q0) & (~hMove[3]) & hMove[2] & (~hMove[1]) & (~...
 85
Line length of 89
                   (max is 80)
                   ((~q2) & q1 & (~q0) & (~hMove[3]) & hMove[2] & (~hMove[1]) & hM...
86
                   (max is 80)
Line length of 86
                    (~q2) & q1 & (~q0) & (~hMove[3]) & hMove[2] & hMove[1] & (~hMo...
 87
Line length of 86
                   (max is 80)
                    (~q2) & q1 & (~q0) & (~hMove[3]) & hMove[2] & hMove[1] & hMove...
 88
Line length of 83
                   (max is 80)
 89
                   ((~q2) & q1 & (~q0) & q0 & hMove[3] & (~hMove[2]) & (~hMove[1])...
Line length of 94
                   (max is 80)
                   ((~q2) & q1 & (~q0) & hMove[3] & (~hMove[2]) & (~hMove[1]) & hM...
 90
Line length of 86 (max is 80)
 91
 92
                   ((~q2) & q1 & q0 & (~hMove[3]) & (~hMove[2]) & (~hMove[1]) & hM...
Line length of 86
                   (max is 80)
                    (~q2) & q1 & q0 & (~hMove[3]) & (~hMove[2]) & hMove[1] & hMove...
Line length of 83
                   (max is 80)
 94
                   ((~q2) & q1 & q0 & (~hMove[3]) & hMove[2] & (~hMove[1]) & hMove...
Line length of 83
                   (max is 80)
                   ((~q2) & q1 & q0 & (~hMove[3]) & hMove[2] & hMove[1] & (~hMove[...
 95
Line length of 83
                   (max is 80)
                    (~q2) & q1 & q0 & hMove[3] & (~hMove[2]) & (~hMove[1]) & hMove...
96
Line length of 82 (max is 80)
 97
 98
      assign d0 = ((\sim q2) \& (\sim q1) \& (\sim q0) \& (\sim hMove[3]) \& hMove[2] \& hMove[1] \& (\sim...
Line length of 89 (max is 80)
 99
```

```
Filename: 01_struc.sv
                                                                              Page #: 3
                   ((~q2) & (~q1) & q0 & (~hMove[3]) & (~hMove[2]) & (~hMove[1]) &...
Line length of 89
                  (max is 80)
                   (~q2) & (~q1) & q0 & (~hMove[3]) & hMove[2] & (~hMove[1]) & hM...
101
                  (max is 80)
Line length of 86
102
                   ((~q2) & (~q1) & q0 & (~hMove[3]) & (~hMove[2]) & (~hMove[1]) &...
Line length of 89 (max is 80)
103
104
                   ((~q2) & q1 & q0 & (~hMove[3]) & (~hMove[2]) & (~hMove[1]) & hM...
105
Line length of 86
                  (max is 80)
106
                   ((~q2) & q1 & q0 & (~hMove[3]) & (~hMove[2]) & hMove[1] & (~hMo...
Line length of 86
                  (max is 80)
                   (~q2) & q1 & q0 & (~hMove[3]) & (~hMove[2]) & hMove[1] & hMove...
107
                  (max is 80)
Line length of 83
                   ((~q2) & q1 & q0 & (~hMove[3]) & hMove[2] & (~hMove[1]) & hMove...
108
Line length of 83
                  (max is 80)
109
                   ((~q2) & q1 & q0 & (~hMove[3]) & hMove[2] & hMove[1] & (~hMove[...
                  (max is 80)
Line length of 83
                   ((~q2) & q1 & q0 & hMove[3] & (~hMove[2]) & (~hMove[1]) & hMove...
110
Line length of 83
                  (max is 80)
111
112
                   (q2 & (~q1) & q0 & (~hMove[3]) & (~hMove[2]) & (~hMove[1]) & hM...
Line length of 86
                  (max is 80)
                   (q2 & (~q1) & q0 & (~hMove[3]) & (~hMove[2]) & hMove[1] & (~hMo...
113
Line length of 86
                  (max is 80)
114
                   (q2 & (~q1) & q0 & (~hMove[3]) & (~hMove[2]) & hMove[1] & hMove...
Line length of 83
                  (max is 80)
                   (q2 & (~q1) & q0 & (~hMove[3]) & hMove[2] & (~hMove[1]) & (~hMo...
115
Line length of 86
                  (max is 80)
                   (q2 & (~q1) & q0 & (~hMove[3]) & hMove[2] & (~hMove[1]) & hMove...
116
                  (max is 80)
Line length of 83
                   (q2 & (~q1) & q0 & (~hMove[3]) & hMove[2] & hMove[1] & (~hMove[...
117
                  (max is 80)
Line length of 83
                   (q2 & (~q1) & q0 & (~hMove[3]) & hMove[2] & hMove[1] & hMove[0]) |
118
119
                   (q2 & (~q1) & q0 & q0 & hMove[3] & (~hMove[2]) & (~hMove[1]) & ...
Line length of 91
                  (max is 80)
                   (q2 & (~q1) & q0 & hMove[3] & (~hMove[2]) & (~hMove[1]) & hMove...
120
Line length of 82 (max is 80)
121
      // output logic generation
122
      assign cMove[3] = (~q2) & q1 & (~q0);
123
124
125
      assign cMove[2] = ((~q2) & (~q1) & (~q0)) |
126
                         (q2 & (~q1) & q0);
127
      assign cMove[1] = ((\sim q2) \& q1 \& q0)
128
129
                         (q2 & (~q1) & (~q0)) |
```

(q2 & (~q1) & q0);

((~q2) & (~q1) & q0)

((~q2) & q1 & (~q0))

((~q2) & q1 & q0) | (q2 & (~q1) & q0);

assign  $cMove[0] = ((\sim q2) \& (\sim q1) \& (\sim q0))$ 

(q2 & (~q1) & (~q0))

(q2 & (~q1) & q0);

assign win = ((~q2) & q1 & (~q0))

142 endmodule : myExplicitFSM

130 131 132

133

134 135

136 137 138

139

140

141

143

```
Lab Code [15 points]
Filename: 02_abstract.sv
AndrewID: xinyew
  1 `default_nettype none
  2
  3 module myAbstractFSM (
      output logic [3:0] cMove,
  5
                         win,
      output logic
  6
      output logic
                         q2, q1, q0,
  7
      input logic [3:0] hMove,
  8
      input logic
                         clock, reset);
  9
      10
 11
 12
 13
 14
      // next state generation
 15
      always_comb
 16
        unique case (currState)
 17
          S0:
 18
            nextState = (hMove == 4'h6) ? S1 : S0;
 19
          S1: begin
          if (hMove == 4'h1 || hMove == 4'h5 || hMove == 4'h6)
 20
Line contains tabs (each tab replaced by 2 spaces in this print)
            nextState = S1;
 21
Line contains tabs (each tab replaced by 2 spaces in this print)
 22
          else
Line contains tabs (each tab replaced by 2 spaces in this print)
23 nextState = (hMove == 4'h9) ? S3 : S2;
 24
Line contains tabs (each tab replaced by 2 spaces in this print)
 25
 26
            nextState = S2;
 27
          S3: begin
 28
          if (hMove == 4'h1 || hMove == 4'h4 || hMove == 4'h5 || hMove == 4'h6 || h...
Line length of 90 (max is 80)
Line contains tabs (each tab replaced by 2 spaces in this print)
 29
            nextState = S3;
Line contains tabs (each tab replaced by 2 spaces in this print)
 30
          else
Line contains tabs (each tab replaced by 2 spaces in this print)
              nextState = (hMove == 4'h2) ? S5 : S4;
 31
 32
          end
 33
          S4:
 34
            nextState = S4;
 35
          S5:
 36
            nextState = S5;
 37
        endcase
 38
 39
 40
      // output generation
      always_comb begin
 41
       cMove = 4'b0000;
 42
Line contains tabs (each tab replaced by 2 spaces in this print)
 43
       win = 1'b1;
Line contains tabs (each tab replaced by 2 spaces in this print)
44
        if (currState == S0) begin
 45
          cMove = 4'h5;
          win = 0;
 46
 47
        end
 48
        if (currState == S1) begin
 49
          cMove = 4'h1;
          win = 0;
 50
 51
 52
        if (currState == S2) begin
 53
          cMove = 4'h9;
 54
          win = 1;
 55
        end
 56
        if (currState == S3) begin
 57
          cMove = 4'h3;
 58
          win = 0;
 59
        end
```

```
Filename: 02_abstract.sv
          if (currState == S4) begin
  cMove = 4'h2;
  win = 1;
 61
 62
 63
          end
 64
          if (currState == S5) begin
             cMove = 4'h7;
win = 1;
 65
 66
 67
          end
 68
        end
 69
       // register
always_ff @(posedge clock)
  if (reset)
 70
 71
 72
 73
             currState <= S0;</pre>
 74
          else
```

77 endmodule: myAbstractFSM

currState <= nextState;</pre>

75

76

Page #: 2

```
Lab Code [15 points]
Filename: HexDisplay.sv
AndrewID: xinyew
    `default_nettype none
  3
    module SevenSegmentDisplay
       (input logic [3:0] BCXO, input logic [7:0] blank,
  5
  6
        output logic [6:0] HEXO);
  7
      always_comb begin
HEX0 = 7'b0000000;
  8
  9
         if (~blank[0])
 10
           case (BCX0)
 11
              4'ho: HEXO = 7'b0111111;
 12
              4'h1: HEX0 = 7'b0000110;
 13
 14
              4'h2: HEX0 = 7'b1011011;
             4'h3: HEX0 = 7'b1001111;
 15
             4'h4: HEX0 = 7'b1100110;
 16
 17
             4'h5: HEX0 = 7'b1101101;
             4'h6: HEX0 = 7'b1111101;
4'h7: HEX0 = 7'b0000111;
4'h8: HEX0 = 7'b1111111;
 18
 19
 20
             4'h9: HEX0 = 7'b1100111;
 21
 22
             4'ha: HEX0 = 7'b1110111;
 23
             4'hb: HEX0 = 7'b1111100;
             4'hc: HEX0 = 7'b0111001;
 24
 25
             4'hd: HEX0 = 7'b1011110;
             4'he: HEX0 = 7'b1111001;
 26
              4'hf: HEX0 = 7'b1110001;
 27
 28
              default: HEX0 = 7'b00000000;
 29
           endcase
 30
         HEX0 = \sim HEX0;
 31
       end
 32
 33
 34 endmodule : SevenSegmentDisplay
```

```
Lab Code [15 points]
Filename: chipInterface.sv
AndrewID: xinyew
     `default_nettype none // Required in every sv file
  2 module chipInterface
3 (input logic [3:0]
       (input logic [3:0] KEY, input logic [17:0] SW, output logic [6:0] HEXO, output logic [7:0] LEDG);
  5
  6
  7
        logic [3:0] c;
  8
        logic ww;
myAbstractFSM(.clock(KEY[0]), .reset(SW[17]), .hMove(SW[9:6]), .cMove(c), ....
  9
 10
Line length of 86 (max is 80)

11 assign LEDG = {ww, ww, ww, ww, ww, ww, ww, ww};
        logic [7:0] blank;
 12
        assign blank = 8'b00000000;
 13
 14
 15
        SevenSegmentDisplay DUT2 (.BCX0(c),
 16
                                           .blank(blank),
 17
                                           .HEX0(HEX0));
 18
 19 endmodule: chipInterface
 20
 21
 22
```

```
Lab Code [15 points]
Filename: tb.sv
AndrewID: xinyew
    `default_nettype none
  3
    module testBench();
         logic w1, w2, w3, w4, w5, w6;
  5
         logic [3:0] w7, w8;
  6
         myExplicitFSM dut1(.clock(w1),
  7
                               .reset(w2),
  8
                               .q1(w3),
  9
                               .q2(w4),
 10
                               .q0(w5)
 11
                               .win(w6)
 12
                               .cMove(w7)
 13
                               .hMove(w8));
 14
         myFSM_test dut2(.clock(w1),
 15
                               .reset(w2),
                               .q1(w3),
 16
                               .q2(w4),
 17
                               .q0(w5),
 18
 19
                               .win(w6)
 20
                               .cMove(w7)
 21
                               .hMove(w8));
 22
 23 endmodule : testBench
 24
 25
 26 module myFSM_test(
 27
         input logic [3:0] cMove,
         input logic win,
input logic q2, q1, q0,
output logic [3:0] hMove,
 28
 29
 30
 31
         output logic clock, reset);
 32
 33
 34
         initial begin
 35
 36
             clock = 0;
             forever #5 clock = ~clock;
 37
 38
         end
 39
 40
         initial begin
             $monitor($time,, "state=%b, cMove=%d, hMove=%d, win=%b",
 41
                        {q2, q1, q0}, cMove, hMove, win);
 42
 43
              // initialize values
             hMove <= 4'hF;
 44
 45
             reset <= 1'b1;
 46
 47
             // reset the FSM
             @(posedge clock); // wait for a positive clock edge
 48
             @(posedge clock); // one edge is enough, but what the heck
 49
             @(posedge clock);
 50
 51
             @(posedge clock); // begin cycle 0 reset <= 1'b0; // release the reset
 52
 53
 54
 55
 56
              // start an example sequence -- not meaningful for the lab
             hMove <= 4'h6; // these changes are after the clock edge
 57
                                // which means the state change happens
// AFTER the next clock edge
 58
 59
 60
             @(posedge clock); // begin cycle 1
 61
             hMove <= 4'h1;
 62
 63
 64
             // reset the FSM
 65
             @(posedge clock);
 66
             @(posedge clock);
 67
             @(posedge clock);
 68
 69
             reset <= 1'b1;
```

Filename: tb.sv Page #: 2

```
@(posedge clock);
 71
            reset <= 1'b0;
 72
             //start
 73
            hMove <= 4'h6;
 74
            @(posedge clock); // 2-7 TEST
            hMove <= 4'h9;
 75
 76
            @(posedge clock);
 77
            hMove <= 4'h2;
 78
 79
 80
            // reset the FSM
 81
            @(posedge clock);
 82
            @(posedge clock);
 83
            @(posedge clock);
 84
 85
            reset <= 1'b1;
 86
            @(posedge clock);
 87
            reset <= 1'b0;
 88
             //start
 89
            hMove <= 4'h6;
 90
            @(posedge clock); // 7-2 TEST
 91
            hMove <= 4'h9;
 92
            @(posedge clock);
 93
            hMove <= 4'h7;
 94
 95
 96
            // reset the FSM
 97
            @(posedge clock);
 98
            @(posedge clock);
 99
            @(posedge clock);
100
            reset <= 1'b1;
101
102
            @(posedge clock);
103
            reset <= 1'b0;
104
             //start
            hMove <= 4'h6;
105
106
            @(posedge clock); // not 9 test
107
            hMove <= 4'h5;
108
109
110
            // reset the FSM
111
            @(posedge clock);
112
            @(posedge clock);
113
            @(posedge clock);
114
            reset <= 1'b1;
115
116
            @(posedge clock);
            reset <= 1'b0;
117
118
             //start
119
            hMove <= 4'h6;
120
            @(posedge clock); // not 7-2 test
            hMove <= 4'h9;
121
122
            @(posedge clock);
123
            hMove <= 4'h4;
124
125
126
            // reset the FSM
127
            @(posedge clock);
128
            @(posedge clock);
129
            @(posedge clock);
130
131
            reset <= 1'b1;
132
            @(posedge clock);
133
            reset <= 1'b0;
134
            //start
135
            hMove <= 4'h4; // not 6 test
            @(posedge clock); // not
136
137
138
            // reset the FSM
139
            @(posedge clock);
140
            @(posedge clock);
```

Filename: tb.sv Page #: 3

```
141
            @(posedge clock);
142
            reset <= 1'b1;
143
            @(posedge clock);
144
            reset <= 1'b0;
145
             //start
146
            hMove <= 4'h4;
                             // not 6 test
147
            @(posedge clock); // not
148
149
150
            // reset the FSM
151
152
            @(posedge clock);
153
            @(posedge clock);
154
            @(posedge clock);
155
            reset <= 1'b1;
156
            @(posedge clock);
157
            reset <= 1'b0;
158
             //start
159
            hMove <= 4'h6;
            @(posedge clock); // not 7-2 test
160
161
            hMove <= 4'h9;
            @(posedge clock);
162
163
            hMove <= 4'h4;
164
165
166
            // reset the FSM
167
            @(posedge clock);
168
            @(posedge clock);
169
            @(posedge clock);
170
            reset <= 1'b1;
171
            @(posedge clock);
            reset <= 1'b0;
172
173
             //start
174
            hMove <= 4'h6;
175
            @(posedge clock); // not 7-2 test
176
            hMove <= 4'h9;
177
            @(posedge clock);
178
            hMove <= 4'h4;
179
180
181
            // reset the FSM
182
            @(posedge clock);
183
            @(posedge clock);
184
            @(posedge clock);
185
            reset <= 1'b1;
186
            @(posedge clock);
187
            reset <= 1'b0;
188
             //start
            hMove <= 4'h2;
189
190
            @(posedge clock); // not 7-2 test
            hMove <= 4'h3:
191
192
            @(posedge clock);
193
            hMove <= 4'h9;
194
195
196
            // reset the FSM
197
            @(posedge clock);
198
            @(posedge clock);
199
            @(posedge clock);
200
            reset <= 1'b1;
201
            @(posedge clock);
202
            reset <= 1'b0;
203
             //start
            hMove <= 4'h6;
204
            @(posedge clock); // not 7-2 test
205
206
            hMove <= 4'h9;
207
            @(posedge clock);
208
            hMove <= 4'h4;
209
210
             // reset the FSM
211
            @(posedge clock);
```

Filename: tb.sv Page #: 4

```
212
            @(posedge clock);
213
            @(posedge clock);
214
            reset <= 1'b1:
215
            @(posedge clock);
            reset <= 1'b0;
216
             //start
217
            hMove <= 4'h6;
218
            @(posedge clock); // not 7-2 test
219
220
            hMove <= 4'h9:
221
            @(posedge clock);
222
            hMove <= 4'h3;
223
             @(posedge clock);
224
            hMove <= 4'h4;
225
226
                     // reset the FSM
227
            @(posedge clock);
228
            @(posedge clock);
229
            @(posedge clock);
230
            reset <= 1'b1;
231
            @(posedge clock);
232
            reset <= 1'b0;
233
             //start
            hMove <= 4'h6;
234
            @(posedge clock); // not 7-2 test
235
236
            hMove <= 4'h9;
237
            @(posedge clock);
238
            hMove <= 4'h3:
239
            @(posedge clock);
240
            hMove <= 4'h8;
241
            @(posedge clock);
242
             // reset the FSM
243
244
            @(posedge clock);
245
            @(posedge clock);
246
            @(posedge clock);
247
            reset <= 1'b1;
248
            @(posedge clock);
249
            reset <= 1'b0;
250
             //start
251
            hMove <= 4'h6;
252
            @(posedge clock); // not 7-2 test
253
            hMove <= 4'h9:
254
            @(posedge clock);
255
            hMove <= 4'h3;
256
             @(posedge clock);
257
            hMove <= 4'h7:
258
            @(posedge clock);
259
            hMove <= 4'h4:
260
            @(posedge clock);
261
262
263
             // reset the FSM
264
            @(posedge clock);
265
            @(posedge clock);
266
            @(posedge clock);
267
            reset <= 1'b1;
268
            @(posedge clock);
269
            reset <= 1'b0;
270
             //start
            hMove <= 4'h6;
271
            @(posedge clock); // not 7-2 test
272
273
            hMove <= 4'h9;
274
             @(posedge clock);
275
            hMove <= 4'h3;
276
            @(posedge clock);
277
            hMove <= 4'h2;
            @(posedge clock);
278
279
            hMove <= 4'h4;
280
            @(posedge clock);
281
282
            @(posedge clock);
```

Filename: tb.sv @(posedge clock);
@(posedge clock);
reset <= 1'b1;
@(posedge clock);
reset <= 1'b0;</pre> 283 284 285 286 287 288 289 290 291 292 293 #1 \$finish;

end 294 endmodule: myFSM\_test Page #: 5