```
Problem 1: [12 points] Drill problem
Filename: library.sv
AndrewID: xinyew
     `default_nettype none
    module Decoder
       (input logic en,
        input logic [2:0] I, output logic [7:0] D);
  5
  6
  7
       always_comb begin
  8
          unique case (I)
            3'b000: D = 8'b00000001;
  9
            3'b001: D = 8'b00000010;
 10
            3'b010: D = 8'b00000100;
 11
            3'b011: D = 8'b00001000;
 12
            3'b100: D = 8'b00010000;
 13
            3'b101: D = 8'b001000000;
 14
 15
            3'b110: D = 8'b010000000;
            3'b111: D = 8'b100000000;
 16
          endcase
 17
 18
          D = en ? D : 0;
 19
 20
 21 endmodule : Decoder
 22
 23 module BarrelShifter
 24
       (input logic [15:0] v,
        input logic [3:0] by,
output logic [15:0] s);
 25
 26
 27
       always_comb begin

s = by[3] ? v << 8 : v;

s = by[2] ? s << 4 : s;
 28
 29
 30
 31
          s = by[1] ? s << 2 : s;
         s = by[0] ? s << 1 : s;
 32
 33
 34
 35 endmodule : BarrelShifter
 36
 37 module Multiplexer
       (input logic [7:0] I, input logic [2:0] s,
 38
 39
        output logic Y);
 40
 41
 42
       always_comb
 43
          case (s)
 44
            3'b\dot{0}\dot{0}\dot{0}: Y = I[0];
            3'b001: Y = I[1];
 45
            3'b010: Y = I[2];
3'b011: Y = I[3];
 46
            3'b011: Y = I[3];

3'b100: Y = I[4];
 47
 48
            3'b101: Y = I[5];
 49
            3'b110: Y = I[6];
 50
            3'b111: Y = I[7];
 51
 52
          endcase
 53
 54 endmodule: Multiplexer
 55
 56 module Mux2to1
       (input logic [6:0] IO, input logic [6:0] II, input logic S,
 57
 58
 59
        output logic [6:0] Y);
 60
 61
 62
       always_comb
 63
          case (S)
            0: Y = I0;
1: Y = I1;
 64
 65
 66
          endcase
 67
 68 endmodule : Mux2to1
```

Filename: library.sv Page #: 2

```
70 module MagComparator
71 (input logic [7:0] A,
72 input logic [7:0] B,
73 output logic AltB,
74 output logic AeqB,
75 output logic AgtB);
76
76
77
          assign AltB = A < B;
          assign AgtB = A > B;
assign AeqB = A == B;
78
79
80
81 endmodule : MagComparator
82
83 module Comparator
         (input logic [3:0] A, input logic [3:0] B,
84
85
          output logic AeqB);
86
87
88
          assign AeqB = A == B;
89
90 endmodule : Comparator
```

```
Problem 1: [12 points] Drill problem
Filename: library_tests.sv
AndrewID: xinyew
    `default_nettype none
  2 module Decoder_test;
       logic en;
       logic [2:0] I;
logic [7:0]D;
  5
  6
  7
       Decoder DUT(.en(en),
  8
                      .I(I)
  9
                      .D(D));
 10
       initial begin
 11
         $monitor($time,,
   "en = %b, I = %b, D = %b", en, I, D);
 12
 13
 14
         en = 1;
 15
         for (I = 3'b000; I < 3'b111; I++)
           #1;
 16
         en = 0;
 17
 18
         for (I = 3'b000; I < 3'b111; I++)
 19
 20
         #1 $finish;
 21
       end
 22
 23 endmodule: Decoder_test
 24
 25 module BarrelShifter_test;
      logic [15:0] v;
logic [3:0] by;
logic [15:0] s;
 26
 27
 28
 29
 30
       BarrelShifter DUT(.v(v),
 31
                             .by(by),
                             .s(s));
 32
 33
 34
       initial begin
 35
         $monitor($time,,
   "v = %b, by = %b, s = %b", v, by, s);
 36
 37
         v = 16'b0101010101010101;
         for (by = 4'b0000; by < 4'b1111; by++)
 38
 39
           #1:
 40
         #1 $finish;
 41
       end
 42
 43 endmodule: BarrelShifter_test
 44
 45 module Multiplexer_test;
       logic [7:0] I;
logic [2:0] s;
 46
 47
       logic Y;
 48
 49
 50
       Multiplexer DUT(.I(I),
 51
                          .s(s),
 52
                          .Y(Y));
 53
 54
       initial begin
         $monitor($time,,
   "I = %b, s = %b, Y = %b", I, s, Y);
 55
 56
         I = 8'b01010101;
 57
         for (s = 3'b000; s < 3'b111; s++)
 58
 59
           #1;
 60
         #1 $finish;
 61
       end
 62
 63 endmodule : Multiplexer_test
 64
 65 module Mux2to1_test;
       logic [6:0] I0;
logic [6:0] I1;
logic S;
 66
 67
 68
       logic [6:0] Y;
```

```
70
      Mux2to1 DUT(.I0(I0),
 71
                    .II(II),
.S(S),
.Y(Y));
 72
 73
 74
 75
 76
      initial begin
         $monitor($time,,
   "I0 = %b, I1 = %b, S = %b, Y = %b", I0, I1, S, Y);
 77
 78
 79
         I0 = 7'b00000000;
         I1 = 7'b11111111;
 80
         S = 0;
#1 S = 1;
 81
 82
         #1 $finish;
 83
 84
      end
 85
 86 endmodule : Mux2to1_test
 87
 88 module MagComparator_test;
      logic [7:0] A;
logic [7:0] B;
 89
 90
 91
      logic AltB;
 92
      logic AgtB;
      logic AeqB;
 93
 94
      MagComparator DUT (.A(A),
 95
 96
                             .B(B),
.AltB(AltB),
 97
 98
                             .AgtB(AgtB)
 99
                             .AeqB(AeqB));
100
101
      initial begin
         $monitor($time,,
102
         "A = %b, B = %b, AltB = %b, AgtB = %b, AeqB = %b", A, B , AltB, AgtB, AeqB);
103
104
         A = 8'b00000000;
         B = 8'b111111111;
105
         #2 A = 8'b111111111;
106
         #2 B = 8'b000000000;
107
108
         #2 $finish;
109
110
111 endmodule : MagComparator_test
112
113 module Comparator_test;
      logic [3:0] A;
logic [3:0] B;
114
115
116
      logic AeqB;
117
      MagComparator DUT (.A(A),
118
119
                             .AeqB(AeqB));
120
121
122
      initial begin
         $monitor($time,,
123
         "A = \%b, B = \%b, AeqB = \%b", A, B, AeqB);
124
125
         A = 8'b00000000;
         B = 8'b111111111;
126
         #2 A = 8'b111111111;
127
         #2 $finish;
128
129
      end
130
131 endmodule : Comparator_test
```

```
Problem 2: [6 points] Drill problem
Filename: hw2prob2.sv
AndrewID: xinyew
  1 module hw2prob2
        (input logic a, b ,c , d,
  3
          output logic f, g, h);
  5
       always_comb
          case ({a, b, c})
3'd1: f = 1;
3'd3: f = 1;
3'd4: f = 1;
  6
  7
  8
  9
             default: f = 0;
 10
 11
          endcase
 12
 13
       always_comb begin
          if ({a, b, c, d} == 4'd1 || {a, b, c, d} == 4'd3 || {a, b, c, d} == 4'd12)
 14
 15
 16
             g = 0;
 17
          else
             g = 1;
 18
       end
 19
 20
       assign h = ({b, d} == 2'b11 || {c, d} == 2'b01 || {a, b, c} == 3'b000 || {a, b, c} == 3'b011 || {b, c, d} == 3'b010) | 0;
 21
 22
 23
 24 endmodule : hw2prob2
 25
 26 module hw2prob2_test;
 27
       logic [3:0] vector;
 28
       logic f, g, h;
 29
 30
       hw2prob2 DUT (.a(vector[3]),
                          .b(vector[2]),
.c(vector[1]),
 31
 32
 33
                          .d(vector[0]),
                          .f(f),
 34
 35
                          .g(g);
.h(h));
 36
 37
       initial begin
 38
          $monitor($time,,
   "a = %b, b = %b, c = %b, d = %b, f = %b, g = %b, h = %b",
 39
 40
          vector[3], vector[2], vector[1], vector[0], f, g, h);
for (vector = 4'b0000; vector < 4'b1111; vector++)</pre>
 41
 42
             #1;
 43
 44
          #1 $finish;
 45
       end
 46
 47 endmodule : hw2prob2_test
```

```
Problem 3: [8 points] Drill problem
Filename: hw2prob3.sv
AndrewID: xinyew
  1 module hw2prob3
      (input logic a, b, c, d,
      output logic l_assign, l_assign_min, l_case, l_casez);
  5
      assign l_assign = {a, b, c, d} == 4'd0 || {a, b, c, d} == 4'd2 || {a, b, c, ...}
Line length of 88 (max is 80)
6  || {a, b, c, d} == 4'd6 || {a, b, c, d} == 4'd7 || {a, b, d, d} == ...
Line length of 82 (max is 80)
7  || {a, b, c, d} == 4'd13 || {a, b, c, d} == 4'd5 || {a, b, c, d} ==...
Line length of 82 (max is 80)
               || \{a, b, c, d\} == 4'd15;
      assign l_assign_min = \{b, d\} == 2'b11 \mid | \{a, d\} == 2'b00 \mid | \{a, b, d\} == 3'...
 10
Line length of 82 (max is 80)
 11
 12
      always_comb
        unique case ({a, b, c, d})
 13
 14
          4'd0: l_case = 1;
          4'd2: l_case = 1;
4'd4: l_case = 1;
 15
 16
          4'd6: l_case = 1;
 17
           4'd7: l_case = 1;
 18
           4'd10: l_case = 1;
 19
           4'd13: l_case = 1;
 20
 21
           default: l_case = 0;
 22
        endcase
 23
 24
      always_comb
        unique casez ({a, b, c, d})
 25
           4'b?1?1: l_casez = 1;
 26
           4'b0??0: l_casez = 1;
 27
           4'b10?0: l_casez = 1;
 28
 29
           default: l_casez = 0;
 30
        endcase
 31
 32 endmodule : hw2prob3
 33
 34 module hw2prob3_test;
 35
      logic [3:0] vector;
      logic l_assign, l_assign_min, l_case, l_casez;
 36
 37
      hw2prob3 DUT (.a(vector[3]),
 38
                      .b(vector[2]),
 39
 40
                      .c(vector[1]),
                      .d(vector[0]),
 41
 42
                      .l_assign(l_assign),
                      .l_assign_min(l_assign_min),
.l_case(l_case),
 43
 44
                      .l_casez(l_casez));
 45
 46
 47
      initial begin
        $monitor($time,
 48
           "a = %b, b = ´%b, c = %b, d = %b, l1 = %b, l2 = %b, l3 = %b, l4 = %b"
49
           vector[3], vector[2], vector[1], vector[0], l_assign, l_assign_min, l_c...
50
Line length of 91 (max is 80)
        for (vector = 4'b0000; vector < 4'b1111; vector++)
 51
 52
           #1;
        #1 $finish;
 53
 54
      end
 55
 56 endmodule: hw2prob3 test
```

```
Problem 4: [8 points]
Filename: hw2prob4.sv
AndrewID: xinyew
    `default_nettype none
  2 module hw2prob4
       (input logic a, b, c, d, e,
        output logic m, n);
  5
  6
       assign m = a \wedge (b + c \& (\sim d));
       always_comb
case ({a, b, c, d, e})
  7
  8
            5'd0: n = 0;
  9
            5'd1: n = 0;
 10
            5'd2: n = 0;
 11
            5'd3: n = 0;
 12
            5'd5: n = 0;
 13
 14
            5'd9: n = 0;
 15
            5'd16: n = 0;
            5'd17: n = 0;
5'd22: n = 0;
 16
 17
            5'd25: n = 0;
 18
            5'd27: n = 0;
 19
 20
            default: n = 1;
 21
          endcase
 22
 23 endmodule : hw2prob4
 24
 25 module hw2prob4_test;
 26
       logic [4:0] vector;
       logic m, n;
 27
 28
       29
 30
                         .c(vector[2]),
.d(vector[1]),
 31
 32
 33
                          .e(vector[0]),
                         .m(m),
.n(n));
 34
 35
 36
 37
       initial begin
          $monitor($time,,
    "a = %b, b = %b, c = %b, d = %b, e = %b, m = %b, n = %b",
    vector[4], vector[3], vector[2], vector[1], vector[0], m, n);
for (vector = 5'b000000; vector < 5'b11111; vector++)</pre>
 38
 39
 40
 41
 42
            #1;
          #1 $finish;
 43
 44
       end
 45
 46 endmodule : hw2prob4_test
```

```
Problem 8: [6 points]
Filename: hw2prob8.sv
AndrewID: xinyew
   1 `default_nettype none
   2
3 module BCDtoSevenSegment
          (input logic [3:0] bcd,
  output logic [6:0] segment);
   5
   6
           always_comb
case (bcd)
4'd0: segment = 7'b01111111;
4'd1: segment = 7'b0000110;
4'd2: segment = 7'b1011011;
4'd3: segment = 7'b1001111;
4'd4: segment = 7'b11001101;
4'd5: segment = 7'b1101101:
   7
   8
   9
 10
 11
 12
 13
               4'd5: segment = 7'b1101101;
 14
               4'd6: segment = 7'b1111101;
 15
               4'd7: segment = 7'b0000111;
4'd8: segment = 7'b1111111;
4'd9: segment = 7'b1101111;
 16
 17
 18
 19
                default: segment = 7'b00000000;
 20
             endcase
 21
 22 endmodule : BCDtoSevenSegment
```

```
Problem 9: [6 points]
Filename: 7SegmentDisplay.sv
AndrewID: xinyew
    `default_nettype none
  3
    module SevenSegmentDisplay
       (input
              logic [3:0] BCD7, BCD6, BCD5, BCD4, BCD3, BCD2, BCD1, BCD0,
  5
              logic [7:0] blank,
  6
       output logic [6:0] HEX7, HEX6, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0);
  7
  8
      always_comb begin
  9
        HEXO = 7'b00000000;
 10
        if (~blank[0])
           case (BCD0)
 11
 12
             4'd0: HEX0 = 7'b01111111;
             4'd1: HEX0 = 7'b00000110;
 13
             4'd2: HEX0 = 7'b1011011;
 14
             4'd3: HEX0 = 7'b1001111;
 15
             4'd4: HEX0 = 7'b1100110;
 16
            4'd5: HEX0 = 7'b1101101;
 17
 18
             4'd6: HEX0 = 7'b11111101;
             4'd7: HEX0 = 7'b0000111;
 19
             4'd8: HEX0 = 7'b11111111;
 20
             4'd9: HEX0 = 7'b1101111;
 21
 22
             default: HEX0 = 7'b0000000;
 23
           endcase
 24
          HEXO = \sim HEXO;
 25
      end
 26
 27
      always_comb begin
 28
        HEX1 = 7'b00000000;
        if (~blank[1])
 29
 30
           case (BCD1)
             4'd0: HEX1 = 7'b01111111;
 31
             4'd1: HEX1 = 7'b0000110;
 32
             4'd2: HEX1 = 7'b1011011;
 33
             4'd3: HEX1 = 7'b1001111;
 34
             4'd4: HEX1 = 7'b1100110;
 35
 36
            4'd5: HEX1 = 7'b1101101;
            4'd6: HEX1 = 7'b1111101;
4'd7: HEX1 = 7'b0000111;
 37
 38
             4'd8: HEX1 = 7'b1111111;
 39
             4'd9: HEX1 = 7'b11011111
 40
             default: HEX1 = 7'b00000000;
 41
 42
           endcase
 43
          HEX1 = \sim HEX1;
 44
      end
 45
 46
      always_comb begin
 47
        HEX2 = 7'b00000000;
        if (~blank[2])
 48
           case (BCD2)
 49
             4'd0: HEX2 = 7'b01111111;
 50
             4'd1: HEX2 = 7'b00000110;
 51
             4'd2: HEX2 = 7'b1011011;
 52
             4'd3: HEX2 = 7'b1001111;
 53
 54
            4'd4: HEX2 = 7'b1100110;
             4'd5: HEX2 = 7'b1101101;
 55
             4'd6: HEX2 = 7'b1111101;
 56
             4'd7: HEX2 = 7'b0000111;
 57
             4'd8: HEX2 = 7'b11111111;
 58
             4'd9: HEX2 = 7'b11011111;
 59
             default: HEX2 = 7'b00000000;
 60
 61
          endcase
 62
        HEX2 = \sim HEX2;
 63
      end
 64
 65
      always_comb_begin
 66
        HEX3 = 7'b00000000;
        if (~blank[3])
 67
           case (BCD3)
 68
 69
             4'd0: HEX3 = 7'b01111111;
```

```
4'd1: HEX3 = 7'b0000110;
4'd2: HEX3 = 7'b1011011;
 71
             4'd3: HEX3 = 7'b1001111;
 72
 73
             4'd4: HEX3 = 7'b1100110;
             4'd5: HEX3 = 7'b1101101;
 74
             4'd6: HEX3 = 7'b1111101;
 75
             4'd7: HEX3 = 7'b0000111;
 76
 77
             4'd8: HEX3 = 7'b11111111;
             4'd9: HEX3 = 7'b1101111;
 78
 79
             default: HEX3 = 7'b00000000;
 80
           endcase
 81
         HEX3 = \sim HEX3;
 82
      end
 83
 84
      always_comb begin
 85
         HEX4 = 7'b00000000;
         if (~blank[4])
 86
 87
           case (BCD4)
             4'd0: HEX4 = 7'b01111111;
 88
 89
             4'd1: HEX4 = 7'b0000110;
             4'd2: HEX4 = 7'b1011011;
 90
             4'd3: HEX4 = 7'b1001111;
 91
             4'd4: HEX4 = 7'b1100110;
 92
             4'd5: HEX4 = 7'b1101101;
 93
             4'd6: HEX4 = 7'b1111101;
 94
 95
             4'd7: HEX4 = 7'b0000111;
 96
             4'd8: HEX4 = 7'b1111111;
 97
             4'd9: HEX4 = 7'b11011111;
 98
             default: HEX4 = 7'b0000000;
 99
           endcase
100
         HEX4 = \sim HEX4;
101
      end
102
103
      always_comb begin
104
         HEX5 = 7'b00000000;
105
         if (~blank[5])
106
           case (BCD5)
             4'd0: HEX5 = 7'b01111111;
107
             4'd1: HEX5 = 7'b0000110;
4'd2: HEX5 = 7'b1011011;
108
109
             4'd3: HEX5 = 7'b1001111;
110
             4'd4: HEX5 = 7'b1100110;
111
             4'd5: HEX5 = 7'b1101101;
112
             4'd6: HEX5 = 7'b1111101;
113
114
             4'd7: HEX5 = 7'b0000111;
             4'd8: HEX5 = 7'b1111111;
115
116
             4'd9: HEX5 = 7'b1101111;
117
             default: HEX5 = 7'b0000000;
118
           endcase
119
         HEX5 = \sim HEX5;
120
      end
121
122
      always_comb begin
123
         HEX6 = 7'b00000000;
         if (~blank[6])
124
125
           case (BCD6)
             4'd0: HEX6 = 7'b0111111;
4'd1: HEX6 = 7'b0000110;
126
127
             4'd2: HEX6 = 7'b1011011;
128
129
             4'd3: HEX6 = 7'b1001111;
130
             4'd4: HEX6 = 7'b1100110;
             4'd5: HEX6 = 7'b1101101;
131
             4'd6: HEX6 = 7'b1111101;
132
             4'd7: HEX6 = 7'b0000111;
133
             4'd8: HEX6 = 7'b1111111;
134
135
             4'd9: HEX6 = 7'b1101111;
136
             default: HEX6 = 7'b0000000;
137
           endcase
138
         HEX6 = \sim HEX6;
139
      end
140
```

```
always_comb begin

HEX7 = 7'b1111111;

if (~blank[7])

case (BCD7)
141
142
143
144
                   4'd0: HEX7 = 7'b0111111;
145
                   4'd1: HEX7 = 7'b0000110;
146
147
                   4'd2: HEX7 = 7'b1011011;
                   4'd3: HEX7 = 7'b1001111;
148
                   4'd3: HEX7 = 7'b1001111;

4'd4: HEX7 = 7'b1100110;

4'd5: HEX7 = 7'b1101101;

4'd6: HEX7 = 7'b1111101;

4'd7: HEX7 = 7'b0000111;

4'd8: HEX7 = 7'b1101111;

4'd9: HEX7 = 7'b100000011;
149
150
151
152
153
154
155
                   default: HEX7 = 7'b0000000;
156
                 endcase
157
            HEX7 = \sim HEX7;
158
159
160 endmodule : SevenSegmentDisplay
```