```
Problem 1: [12 points] Drill problem
Filename: library.sv
AndrewID: xinyew
  1 `default_nettype none
  3
    // Magnitude comparator
    module MagComp
     #(parameter WIDTH = 16)
       (input logic [WIDTH-1:0] A, B,
  7
       output logic AltB, AeqB, AgtB);
  8
  9
      assign AltB = A < B;
 10
      assign AeqB = A == B;
      assign AgtB = A > B;
 11
 12
 13 endmodule : MagComp
 14
 15 // Adder
 16 module Adder
     #(parameter WIDTH = 16)
 17
      (input logic cin,
input logic [WIDTH-1:0] A, B,
output logic [WIDTH-1:0] S,
 18
 19
 20
       output logic cout);
 21
 22
 23
      assign {cout, S} = A + B + cin;
 24
 25 endmodule : Adder
 26
 27 // Mux
 28 module Multiplexer
     #(parameter WIDTH = 16)
 29
 30
              logic [WIDTH-1:0] I,
       (input
       input logic [$clog2(WIDTH)-1:0] S,
 31
 32
        output logic Y);
 33
 34
      assign Y = I[S];
 35
 36 endmodule : Multiplexer
 37
 38 // Mux2to1
 39 module Mux2to1
 40 #(parameter WIDTH = 16)
               logic [WIDTH-1:0] IO, I1,
 41
       (input
 42
        input
               logic S,
        output logic [WIDTH-1:0] Y);
 43
 44
 45
        assign Y = S? I1 : I0;
 46
 47 endmodule : Mux2to1
 48
 49 // Decoder
 50 module Decoder
     #(parameter WIDTH = 16)
 51
 52
              logic [$clog2(WIDTH)-1:0] I,
       (input
 53
        input logic en,
 54
       output logic [WIDTH-1:0] D);
 55
 56
      assign D = en ? 1'b1 << I : 1'b0;
 57
 58 endmodule : Decoder
 59
 60 // DFlipFlop
 61 module DFlipFlop
 62
       (input
               logic D
 63
               logic clock, preset_L, reset_L,
        input
 64
        output logic Q);
 65
      always_ff @(posedge clock, negedge reset_L, negedge preset_L)
  // when reset_L and preset_L asserted at the same time, output x
  if (~reset_L && ~preset_L)
 66
 67
 68
 69
           Q \leq 1'bx;
```

```
Filename: library.sv
 70
         else if (~reset_L)
 71
           Q <= 1'b0;
         else if (~preset_L)
Q <= 1'b1;
 72
 73
 74
         else
           Q \leq D;
 75
 76
 77 endmodule : DFlipFlop
 78
 79 // Register
 80 module Register
 81
     #(parameter WIDTH = 16)
        input logic en, clear, clock,
input logic [WIDTH-1:0] D,
 82
       (input
 83
        output logic [WIDTH-1:0] Q);
 84
 85
 86
      always_ff @(posedge clock)
 87
         if (en)
           Q <= D;
 88
 89
         else if (clear)
           Q <= 1'b0;
 90
 91
 92 endmodule : Register
 93
 94 // Counter
 95 module Counter
 96
     #(parameter WIDTH = 16)
       (input logic en, clear, load, up, clock,
 97
               logic [WIDTH-1:0] D,
 98
        input
 99
        output logic [WIDTH-1:0] Q);
100
101
      always_ff @(posedge clock)
102
         if (clear)
103
           Q \le 1'b0;
104
         else if (load)
105
           Q \leq D;
         else if (en) begin
106
           if (up)
107
108
             Q \le Q + 1;
109
           else
             Q \le Q - 1;
110
111
         end
112
113 endmodule : Counter
114
115 // Sync
116 module Synchronizer
117
       (input logic async, clock,
        output logic sync);
118
119
      always_ff @(posedge clock)
120
121
         sync <= async;</pre>
122
123 endmodule : Synchronizer
124
125 // ShiftRegister_SIPO
126 module ShiftRegister_SIPO
127
     #(parameter WIDTH = 16)
       (input logic serial, en, left, clock,
  output logic [WIDTH-1:0] Q);
128
129
130
131
      always_ff @(posedge clock)
         if (en) begin
132
           if (left)
133
134
             Q <= {Q[WIDTH-2:0], serial};</pre>
135
           else
             Q <= {serial, Q[WIDTH-1:1]};</pre>
136
137
         end
```

138

140

139 endmodule : ShiftRegister_SIPO

Filename: library.sv Page #: 3

```
141 // ShiftRegister_PIPO
142 module ShiftRegister_PIPO
143 #(parameter WIDTH = 16)
144 (input logic en, left, load, clock,
         input logic [WIDTH-1:0] D,
145
         output logic [WIDTH-1:0] Q);
146
147
148
        always_ff @(posedge clock)
149
          if (load)
          Q <= D;
else if (en) begin
if (left)
150
151
152
153
                Q <= Q << 1;
154
             else
155
                Q \le Q >> 1;
          end
156
157
158 endmodule : ShiftRegister_PIPO
159
160 // BarrelShiftRegister
161 module BarrelShiftRegister
      #(parameter WIDTH = 16)
162
                 logic en, load, clock,
163
        (input
         input logic [1:0] by,
input logic [WIDTH-1:0] D,
164
165
         output logic [WIDTH-1:0] Q);
166
167
        always_ff @(posedge clock)
168
169
          if (load)
170
             Q \leq D;
          else if (en) begin
171
172
             Q \leftarrow Q \leftarrow by;
173
174
175 endmodule : BarrelShiftRegister
```

```
Problem 1: [12 points] Drill problem
Filename: library_tests.sv
AndrewID: xinyew
  1 `default_nettype none
 2
 3
   module MagComp_test();
      logic [3:0] A, B;
 5
     logic AltB, AeqB, AgtB;
 6
 7
     MagComp #(4) DUT (.*);
 8
 9
     initial begin
       10
 11
       #0 A = 4'd15;
12
          B = 4'd0;
 13
       #5 A = 4'd0;
 14
       #5 B = 4'd15;
15
       #1 $finish;
16
17
     end
18
 19 endmodule : MagComp_test
20
21 module Adder_test();
 22
     logic cin, cout;
 23
     logic [3:0] A, B, S;
 24
 25
     Adder #(4) DUT (.*);
 26
 27
     initial begin
       $monitor($time,, "A: %b | B: %b | cin: %b | S: %b | cout: %b",
 28
 29
                A, B, cin, S, cout);
       #0 A = 4'd10;
 30
          B = 4'd2;
 31
 32
          cin = 1'd0;
 33
       #5 B = 4'd5;
34
       #5 cin = 1'd1;
 35
       #5 B = 4'd10;
       #1 $finish;
 36
 37
 38
39 endmodule : Adder_test
40
41 module Multiplexer_test();
42
      logic [3:0] I;
43
     logic [1:0] S;
44
     logic \bar{Y};
45
46
     Multiplexer #(4) DUT (.*);
47
48
      initial begin
       49
 50
 51
       #0 I = 4'd10;
          S = 2'd0;
 52
       #5 S = 2'd1;
 53
       #5 S = 2'd2;
54
       #5 S = 2'd3;
55
       #1 $finish;
 56
 57
58
59 endmodule : Multiplexer_test
60
 61 module Mux2to1_test();
62
      logic[3:0] IO, I1, Y;
63
     logic S;
64
 65
     Mux2to1 #(4) DUT (.*);
 66
 67
      initial begin
       $monitor($time,, "IO: %b | I1: %b | S: %b | Y: %b",
 68
               IO, I1, S, Y);
 69
```

```
Filename: library_tests.sv
 70
        #0 I0 = 4'd15;
 71
           I1 = 4'd0;
 72
           S = 1'b0;
        #5 \bar{S} = 1'b1;
 73
        #1 $finish;
 74
 75
      end
 76
 77 endmodule : Mux2to1_test
 78
 79 module Decoder_test();
 80
      logic [1:0] I;
 81
      logic en;
 82
      logic [3:0] D;
 83
      Decoder #(4) DUT (.*);
 84
 85
 86
      initial begin
        87
 88
 89
        #0 I = 2'd0;
 90
           en = 1'b1;
        #5 I = 2'd3;
 91
        #5 en = 1'b0;
 92
 93
        #1 $finish;
 94
      end
95
 96 endmodule : Decoder_test
97
 98 module DFlipFlop_test();
 99
      logic D, Q, clock, preset_L, reset_L;
100
      DFlipFlop DUT (.*);
101
102
103
      initial begin
104
        clock = 1'b0;
105
        forever #10 clock = ~clock;
106
107
      initial begin
108
        $monitor($time,, "D: %b | preset_L: %b | reset_L: %b | Q: %b",
109
110
                 D, preset_L, reset_L, Q);
        D <= 1'b1;
111
        preset_L <= 1'b1;</pre>
112
113
        reset_L <= 1'b1;
114
        @(posedge clock);
115
        reset_L <= 1'b0;
116
        @(posedge clock);
        reset_L <= 1'b1;
D <= 1'b0;
117
118
119
        preset_L <= 1'b0;</pre>
120
        @(posedge clock);
121
        #1 $finish;
122
123
124 endmodule : DFlipFlop_test
125
126
127 module Register_test();
128
      logic [3:0] D, Q;
129
      logic en, clear, clock;
130
131
      Register #(4) DUT (.*);
132
      initial begin
133
134
        clock = 1'b0;
135
        forever #10 clock = ~clock;
136
      end
137
      initial begin
138
        $monitor($time,, "en: %b | clear: %b | D: %b | Q: %b",
139
140
                 en, clear, D, Q);
```

```
Filename: library_tests.sv
                                                                                 Page #: 3
        D <= 4'd1;
141
142
        en <= 1'b1;
        clear <= 1'b0;
143
144
        @(posedge clock);
145
        D \le 4'd15;
146
        en <= 1'b0;
147
        @(posedge clock);
148
        en <= 1'b1;
149
        @(posedge clock);
150
        D \le 4'd10;
151
        en <= 1'b1
        clear <= 1'b1;
152
153
        @(posedge clock);
        en <= 1'b0;
154
155
        @(posedge clock);
156
        #1 $finish;
157
158
159 endmodule : Register_test
160
161 module Counter_test();
      logic en, clear, load, up, clock;
162
163
      logic [3:0] D, Q;
164
165
      Counter #(4) DUT (.*);
166
167
      initial begin
168
        clock = 1'b0;
169
        forever #10 clock = ~clock;
170
171
172
      initial begin
        $monitor($time,, "D: %b | en: %b | clr: %b | load: %b | up: %b | Q: %b",
173
174
                  D, en, clear, load, up, Q);
175
        D \le 4'd10;
        en <= 1'b1;
176
        clear <= 1'b0;</pre>
177
        load <= 1'b1;
178
        up <= 1'b1;
179
        @(posedge clock);
load <= 1'b0;
180
181
182
        @(posedge clock);
        up <= 1 bo;
183
184
        @(posedge clock);
185
        en <= 1'b0;
186
        @(posedge clock);
        en <= 1'b1;
187
        load <= 1'b1;
188
        D <= 4'd1;
189
        clear <= 1'd1;
190
191
        @(posedge clock);
192
        #1 $finish;
193
194
195 endmodule : Counter_test;
196
197 module Synchronizer_test();
198
      logic async, clock, sync;
199
200
      Synchronizer DUT (.*);
201
202
      initial begin
203
        clock = 1'b0;
        forever #10 clock = ~clock;
204
205
      end
206
      initial begin
207
        $monitor($time,, "async: %b | sync: %b",
208
209
                  async, sync);
        \#0 async = 1'b1;
210
211
        #1 async = 1'b0;
```

```
Filename: library_tests.sv
        #1 async = 1'b1;
212
213
        @(posedge clock);
214
        #1 async = 1'b0
215
        @(posedge clock);
        #1 $finish;
216
217
      end
218 endmodule : Synchronizer_test
219
220 module ShiftRegister_SIPO_test();
221
      logic serial, en, left, clock;
222
      logic [3:0] Q;
223
224
      ShiftRegister_SIPO #(4) DUT (.*);
225
226
      initial begin
        clock = 1'b0;
227
228
        forever #10 clock = ~clock;
229
230
231
      initial begin
        232
233
        serial <= 1'b1;</pre>
234
235
        en <= 1'b0;
236
        left <= 1'b1;
237
        @(posedge clock);
238
        en <= 1'b1;
239
        @(posedge clock);
240
        @(posedge clock);
        @(posedge clock);
left <= 1'b0;</pre>
241
242
243
        @(posedge clock);
        @(posedge clock);
en <= 1'b0;
244
245
246
        @(posedge clock);
247
        @(posedge clock);
248
        #1 $finish;
249
      end
250
251 endmodule : ShiftRegister_SIPO_test
252
253 module ShiftRegister_PIPO_test();
254
      logic en, left, load, clock;
255
      logic [3:0] D, Q;
256
257
      ShiftRegister_PIPO #(4) DUT (.*);
258
      initial begin
  clock = 1'b0;
259
260
261
        forever #10 clock = ~clock;
262
263
264
      initial begin
        265
266
        D <= 4'd10;
267
268
        load <= 1'b0;
269
        left <= 1'b1;
270
        en <= 1'b0;
271
        @(posedge clock);
        load <= 1'b1;
272
273
        @(posedge clock);
274
        en <= 1'b1;
275
        @(posedge clock);
276
        load <= 1'b0;
277
        @(posedge clock);
        @(posedge clock);
left <= 1'b0;
278
279
280
        @(posedge clock);
        @(posedge clock);
281
282
        #1 $finish;
```

```
Filename: library_tests.sv
283
284
285 endmodule : ShiftRegister_PIPO_test
286
287 module BarrelShiftRegister_test();
       logic en, load, clock;
logic [1:0] by;
logic [3:0] D, Q;
288
289
290
291
292
       BarrelShiftRegister #(4) DUT (.*);
293
       initial begin
  clock = 1'b0;
294
295
296
          forever #10 clock = ~clock;
297
298
299
       initial begin
300
          D <= 1'd1;
301
          en <= 1'b0;
          load <= 1'b0;
302
         by <= 2'd1;
@(posedge clock);
load <= 1'b1;
303
304
305
          @(posedge clock);
en <= 1'b1;</pre>
306
307
308
          @(posedge clock);
          load <= 1'b0;
309
310
          @(posedge clock);
          @(posedge clock);
311
312
          #1 $finish;
313
314
```

315 endmodule : BarrelShiftRegister_test

```
Problem 3: [10 points] Drill problem
Filename: hw6prob3.sv
AndrewID: xinyew
    `default_nettype none
  2
  3
   module hw6prob3
     (input
             logic
                                     d_in_ready, clock, reset,
  5
             logic [29:0]
      input
                                     d_in,
  6
      output logic
                                     d_out_ready,
  7
      output logic [4:0] d_out);
  8
  9
 10
      logic [3:0] count1, count2, count3, count4,
                   r1_Q, r2_Q, r3_Q, r4_Q;
 11
 12
 13
      Count8Bits counter1 (.bits(d_in[7:0]),
 14
                             .count(count1))
 15
      Count8Bits counter2 (.bits(d_in[15:8]),
 16
                             .count(count2)):
 17
      Count8Bits counter3 (.bits(d_in[23:16]),
 18
                             .count(count3));
      19
 20
 21
 22
      logic en_L1, clear_L1;
 23
      Register \#(4) r1 (.D(count1),
 24
                         .Q(r1_Q)
 25
                         .clock(clock),
 26
                         .en(en_L1),
 27
                         .clear(clear_L1));
 28
      Register \#(4) r2 (.D(count2),
 29
                         .Q(r2_Q)
 30
                         .clock(clock),
 31
                         .en(en_L1),
 32
                         .clear(clear_L1));
 33
      Register \#(4) r3 (.D(count3),
 34
                         .Q(r3_Q)
 35
                         .clock(clock),
 36
                         .en(en_L1),
 37
                         .clear(clear_L1));
 38
      Register \#(4) r4 (.D(count4),
 39
                         .Q(r4_Q)
40
                         .clock(clock),
 41
                         .en(en_L1),
 42
                         .clear(clear_L1));
 43
 44
      logic [3:0] S_L1_part1, S_L1_part2;
 45
      logic cout_L1_part1, cout_L1_part2;
 46
      Adder \#(4) al (.A(r1_Q),
 47
                      .B(r2_Q)
 48
                      .cin(1'b0)
                      .cout(cout_L1_part1),
 49
 50
                      .S(S_L1_part1));
 51
      Adder #(4) a2 (.A(r3_Q),
 52
 53
                      .B(r4_Q)
                      .cin(1'b0),
.cout(cout_L1_part2),
 54
 55
 56
                      .S(S_L1_part2);
 57
      logic [4:0] r5_Q, r6_Q;
logic en_L2, clear_L2;
 58
 59
      Register #(5) r5 (.D({cout_L1_part1, S_L1_part1}),
 60
                         .Q(r5_Q)
 61
 62
                         .clock(clock),
 63
                         .en(en_L2),
                         .clear(clear_L2));
 64
 65
      Register #(5) r6 (.D({cout_L1_part2}, S_L1_part2}),
 66
                         .Q(r6_Q)
 67
                         .clock(clock),
                         .en(en_L2),
 68
                         .clear(clear_L2));
 69
```

```
Filename: hw6prob3.sv
```

```
70
 71
      logic [4:0] S_L2;
      Adder \#(5) a3 (.A(r5_Q),
 72
 73
                      B(r6_Q)
 74
                      .cin(1'b0),
 75
                      .S(S_L2));
 76
 77
      logic en_L3, clear_L3;
      Register \#(5) r7 (.D(S_L2)
 78
 79
                          .Q(d_out)
 80
                          .clock(clock),
 81
                          .en(en_L3),
 82
                          .clear(clear_L3));
 83
 84
      fsm control (clock, reset, d_in_ready, d_out_ready,
 85
                    en_L1, en_L2, en_L3, clear_L1, clear_L2, clear_L3);
 86
 87 endmodule: hw6prob3
 88
 89 module Count8Bits
 90
      (input logic [7:0] bits,
 91
       output logic [3:0] count);
 92
 93
      assign count = bits[7] + bits[6] + bits[5] + bits[4] +
 94
                      bits[3] + bits[2] + bits[1] + bits[0];
 95
 96 endmodule : Count8Bits
97
 98 module fsm
 99
      (input
              logic clock, reset, d_in_ready,
       output logic d_out_ready
100
       output logic en_L1, en_L2, en_L3, clear_L1, clear_L2, clear_L3);
101
102
103
      enum logic [2:0] {A = 3'd0, B = 3'd1, C = 3'd2,
104
                   D = 3'd3, E = 3'd4} cur_state, n_state;
105
106
      always_comb begin
107
        case (cur_state)
108
          A: begin //State A -> waiting for d_in_ready
109
              n_state = d_in_ready ? B : A;
              clear_L1 = d_in_ready ? 1 : 0;
clear_L2 = d_in_ready ? 1 : 0;
110
111
              clear_L3 = d_in_ready ? 1 : 0;
112
113
              en_L1
                      = 0;
114
              en_L2
                      = 0;
                      = 0;
115
              en_L3
116
              d_out_ready = 0;
117
              end
118
          B: begin //State B -> all Regs cleared
119
              n_state = C;
120
              clear_L1 = 0;
              clear_L^2 = 0;
121
122
              clear_L3 = 0;
123
              en_L1 = 1;
124
              end
125
          C: begin // State C -> L1 Regs filled from counters
              n_state = D;
126
127
              en_L1 = 0;
128
              en_L2 = 1;
129
          end
130
          D: begin // State D -> L2 Regs filled from Adders
131
              n_state = E;
              en_L2 = 0;
132
133
              en_L3 = 1;
134
          end
135
          E: begin // State E -> L3 Regs filled, Done
              n_state = A;
136
137
              en_L3 = 0;
138
              d_out_ready = 1;
139
          end
140
        endcase
```

```
Filename: hw6prob3.sv

141 end
142
143 always_ff @(posedge clock, posedge reset)
144 if (reset)
145 cur_state <= A;
146 else
147 cur_state <= n_state;
148
```

149 endmodule: fsm

Problem 4: [8 points]
AndrewID: xinyew

Compilation Errors:

hw6prob4.sv: file does not exist

Problem 4: [8 points]
Filename: hw6prob4.sv
AndrewID: xinyew

File hw6prob4.sv was not found

Problem 6: [8 points]
AndrewID: xinyew

Compilation Errors:

hw6prob6.sv: file does not exist

Problem 6: [8 points]
Filename: hw6prob6.sv
AndrewID: xinyew

File hw6prob6.sv was not found