```
Problem 1: [12 points] Drill problem
Filename: hw5prob1.sv
AndrewID: xinyew
    `default_nettype none
  2
  3
    module DflipflopPR
       (input
              logic D,
  5
              logic clock, preset_L, reset_L,
       input
  6
       output logic Q);
  7
  8
      always_ff @(posedge clock, negedge reset_L, negedge preset_L)
  9
         if (~reset_L && ~preset_L)
 10
           Q \leq 1'bx;
        else if (~reset_L)
Q <= 1'b0;
 11
 12
        else if (~preset_L)
 13
           Q <= 1'b1;
 14
 15
        else
 16
           Q \leq D;
 17
 18 endmodule : DflipflopPR
 19
 20 module DflipflopPR_test();
 21
 22
      logic clock, reset_L, preset_L, D, Q;
      DflipflopPR dut(.D(D),
 23
 24
                        .Q(Q),
 25
                        .clock(clock),
 26
                        .reset_L(reset_L),
 27
                        .preset_L(preset_L));
 28
 29
      // clock wave
 30
      initial begin
 31
             clock = 1'b0;
 32
        #10 clock = ~clock;
 33
        #20 clock = ~clock;
 34
        #20 clock = ~clock;
 35
        #10 clock = ~clock;
 36
        #10 clock = ~clock;
 37
        #10 clock = ~clock;
 38
        #10 clock = ~clock;
 39
      end
 40
 41
      // reset_L wave
 42
      initial begin
 43
             reset_L = 1'b0;
        #5 reset_L = ~resét_L;
 44
 45
        #15 reset_L = ~reset_L;
        #5 reset_L = ~reset_L;
#30 reset_L = ~reset_L;
#5 reset_L = ~reset_L;
 46
 47
 48
        #5 reset_L = ~reset_L;
 49
        #15 reset_L = ~reset_L;
 50
 51
 52
 53
      // preset_L wave
 54
      initial begin
             preset_L = 1'b1;
 55
 56
        #35 preset_L = ~preset_L;
 57
            preset_L = ~preset_L;
 58
        #45 preset_L = ~preset_L;
 59
      end
 60
      // D wave
 61
 62
      initial begin
 63
        $monitor($time,, "D = %b, Q = %b, reset_L = %b",
 64
                   D, Q, reset_L, preset_L);
         // initial values
 65
 66
        D = 1'b0;
        // waveform #5 D = ~D;
 67
 68
 69
        #10 D = ~D;
```

```
Filename: hw5prob1.sv

70  #5  D = ~D;
71  #5  D = ~D;
72  #10  D = ~D;
73  #10  D = ~D;
74  #10  D = ~D;
75  #20  D = ~D;
76  #10  D = ~D;
77  #10  D = ~D;
78  #5  Sfinish:
```

78 #5 \$finish; 79 end 80 endmodule : DflipflopPR_test Page #: 2

```
Problem 2: [6 points] Drill problem
Filename: hw5prob2.sv
AndrewID: xinyew
  1 `default_nettype none
  3
    module hw5prob2_test();
       logic value, clock, hue, reset_n, water;
  5
  6
      hw5prob2 dut(.hue(hue),
  7
                      .value(value),
  8
                      .clock(clock)
  9
                      .reset_n(reset_n),
 10
                      .water(water));
 11
 12
      initial begin
         $monitor($time,, "state: %s, nextState: %s, in: %b%b, out: %b, reset_n: %b",
 13
 14
                   dut.state.name, dut.nextState.name, hue, value, water, reset_n);
 15
         // init -> Red
         clock = 0;
 16
 17
         reset_n = 1'b0;
 18
         reset_n <= 1'b1;
 19
 20
         forever #10 clock = ~clock;
 21
      end
 22
 23
       initial begin
 24
         {hue, value} <= 2'b00;
         @(posedge clock); // #10 Red + 00 -> Pink @(posedge clock); // #30 Pink + 00 -> Blue {hue, value} <= 2'b01;
 25
 26
 27
         @(posedge clock); // #50 Blue + 01 -> Blue
 28
 29
 30
         // Blue Reset
 31
         #1 reset_n = 1'b0; // Blue + Reset -> Red
 32
         #1 reset_n = 1'b1; // release reset
 33
 34
         @(posedge clock); // #70 Red + 01 -> Gold
         @(posedge clock); // #90 Gold + 01 -> Green {hue, value} <= 2'b11;
 35
 36
         @(posedge clock); // #110 Green + 11 -> Green {hue, value} <= 2'b00;
 37
 38
         @(posedge clock); // #130 Green + 00 -> Red {hue, value} <= 2'b10;
 39
 40
 41
         @(posedge clock); // #150 Red + 10 -> Blue
 42
 43
         // Blue reset
         #1 reset_n = 1'b0; // Blue + Reset -> Red
 44
 45
         #1 reset_n = 1'b1; // release reset
 46
 47
         {hue, value} <= 2'b11;
         @(posedge clock); // #170 Red + 11 -> Pink
@(posedge clock); // # 190 Pink + 11 -> Green
 48
 49
 50
 51
         // Green Reset
 52
         #1 reset_n = 1'b0; // Green + Reset -> Red
         #1 reset_n = 1'b1; // release reset
 53
 54
 55
         // Red Reset
 56
         #1 reset_n = 1'b0; // Red + Reset -> Red
 57
         #1 reset_n = 1'b1; // release reset
 58
 59
         @(posedge clock); // #210 Red + 11 -> Pink
 60
 61
         // Pink Reset
         #1 reset_n = 1'b0; // Pink + Reset -> Red
 62
 63
         #1 reset_n = 1'b1; // release reset
 64
 65
         {hue, value} <= 2'b01;
 66
         @(posedge clock); // #230 Red + 01 -> Gold
 67
         // Gold Reset
 68
         #1 reset_n = 1'b0; // Gold + Reset -> Red
```

```
Filename: hw5prob2.sv

70  #1 reset_n = 1'b1; // release reset
71
72  #1 $finish;
73  end
74
75 endmodule : hw5prob2_test
```

Page #: 2

```
Problem 3: [6 points] Drill problem
Filename: hw5prob3.sv
AndrewID: xinyew
    `default_nettype none
  2 module hw5prob3_test();
       logic gym, trainer, clock, reset, got_em_all;
  5
       hw5prob3 dut(.gym(gym),
  6
                      .trainer(trainer),
  7
                      .clock(clock),
  8
                      .reset(reset)
  9
                      .got_em_all(got_em_all));
 10
 11
       initial begin
 12
         $monitor($time,, "state: %s, nextState: %s, out: %b, in: %b%b, reset: %b",
                    dut.state.name, dut.nextState.name, got_em_all, gym, trainer, re...
 13
Line length of 82 (max is 80)
         // init
 14
 15
         clock = 1'b0;
         reset = 1'b1;
 16
 17
         reset <= 1'b0;
 18
 19
         forever #10 clock = ~clock;
 20
       end
 21
 22
       initial begin
 23
         {gym, trainer} <= 2'b10;
         @(posedge clock); // #10 G 10 -> E 0
 24
         @(posedge clock); // #30 E 10 -> S 0
@(posedge clock); // #50 S 10 -> S 1
{gym, trainer} <= 2'b01;
@(posedge clock); // #70 S 01 -> G 1
@(posedge clock); // #90 G 01 -> E 0
 25
 26
 27
 28
 29
 30
 31
         // E + Reset/01 -> G 1
 32
         #1 reset = 1'b1;
 33
         #1 reset = 1'b0;
 34
         {gym, trainer} <= 2'b11;
 35
 36
         @(posedge clock); // #110 G 11 -> S 0
 37
         // S + Reset/11 -> G 1
 38
 39
         #1 reset = 1'b1;
 40
         #1 reset = 1'b0;
 41
 42
         {gym, trainer} <= 2'b00;
 43
         @(posedge clock); // #130 G 00 -> S 1
 44
         // S + Reset/00 -> G 0 #1 reset = 1'b1;
 45
 46
 47
         #1 reset = 1'b0;
 48
         // G + Reset/00 -> G 0
 49
 50
         #1 reset = 1'b1;
 51
         #1 reset = 1'b0;
 52
 53
         #1 $finish;
 54
       end
 55
 56 endmodule : hw5prob3_test
```

```
Problem 6: [8 points]
Filename: hw5prob6.sv
AndrewID: xinyew
   `default_nettype none
  2
  3
    // button debouncing circuit
    module hw5prob6
  5
       (input
               logic button,
  6
              logic clock, reset,
        input
  7
       output logic debounced);
  8
  9
      // enum of all 14 states
      enum logic [3:0] {
 10
                           SAW0 = 4'd0, STABLE1_01 = 4'd1, STABLE1_02 = 4'd2,
 11
                           STABLE1_03 = 4'd3, STABLE1_04 = 4'd4, STABLE1_05 = 4'd5,
 12
 13
                           STABLE1_06 = 4'd6, STABLE1_07 = 4'd7, STABLE1_08 = 4'd8,
                           STABLE1_09 = 4'd9, STABLE1_10 = 4'd10, STABLE1_11 = 4'd11, STABLE1_12 = 4'd12, FINAL_STABLE1 = 4'd13
 14
 15
 16
      } state, nextState;
 17
      // async reset FF block
always_ff @(posedge clock, posedge reset)
 18
 19
 20
         if (reset)
 21
           state <= SAW0;
 22
         else
 23
           state <= nextState;</pre>
 24
 25
      // next state logic
 26
      always_comb
 27
         unique case (state)
                             nextState = (button) ? STABLE1_01 : SAW0;
nextState = STABLE1_02;
 28
           SAW0:
 29
           STABLE1_01:
                             nextState = STABLE1_03
           STABLE1_02:
 30
 31
           STABLE1_03:
                             nextState = STABLE1_04
           STABLE1_04:
 32
                             nextState = STABLE1 05;
 33
           STABLE1_05:
                             nextState = STABLE1_06;
                             nextState = STABLE1_07;
 34
           STABLE1_06:
 35
           STABLE1_07:
                             nextState = STABLE1_08;
                             nextState = STABLE1_09;
 36
           STABLE1_08:
                             nextState = STABLE1_10;
           STABLE1_09:
STABLE1_10:
 37
                             nextState = STABLE1
 38
           STABLE1_11:
 39
                             nextState = STABLE1_12;
           STABLE1_12:
                             nextState = FINAL_STABLE1;
 40
           FINAL_STABLE1:
                             nextState = (button) ? FINAL_STABLE1 : SAW0;
 41
 42
         endcase
 43
 44
      // output logic
      always_comb
 45
 46
         case (state)
 47
           SAW0:
                     debounced = 0;
 48
           default: debounced = 1;
 49
         endcase
 51 endmodule : hw5prob6
```