```
Problem 2: [4 points] Drill problem
Filename: hw1prob2_test.sv
AndrewID: xinyew
  1 `default_nettype none
  3
   module hw1prob2_test
      (output logic a, b, c,
input logic out);
  5
 6
     7
 8
 9
          a, b, c, out);
a = 0;
 10
 11
            b = 0;
 12
            c = 0;
 13
 14
         #10 c = 1;
 15
         #10 b = 1;
 16
         #10 a = 1;
 17
         #10 c = 0;
 18
         #10 b = 0;
 19
 20
         #10 c = 1;
 21
         #10 a = 0;
 22
 23
             b = 1;
             c = 0;
 24
 25
         #10 $finish;
      end
 26
 27 endmodule: hw1prob2_test
 28
 29
 30 module system();
 31
      logic wire_a, wire_b, wire_c, test_out;
 32
 33
      hw1prob2 DUT (.a(wire_a),
 34
                    .b(wire_b),
 35
                     .c(wire_c),
 36
                     .f(test_out));
 37
 38
      hw1prob2_test mt (.a(wire_a),
 39
                         .b(wire_b),
40
                         .c(wire_c),
41
                         .out(test_out));
42
43 endmodule: system
```

```
Problem 5: [4 points] Drill problem
Filename: hw1prob5.sv
AndrewID: xinyew
   1 `default_nettype none
  3
     module hw1prob5
         (input logic A, B, C,
          output logic Fsop, Gsop, Fpos, Gpos);
  5
  6
          logic notA, notB, notC;
logic notA_and_notC, A_and_notB_and_C, A_and_notB_and_notC;
  7
  8
          logic notA_and_notB_and_C, A_and_B_and_C, notA_and_B_and_notC;
logic A_or_notC, notA_or_C, notB_or_notC, A_or_B_or_C;
logic notA_or_B_or_notC, A_or_notB_or_notC, notA_or_notB_or_C;
  9
 10
 11
 12
 13
          not
                    g1(notA, A);
 14
          not
                    g2(notB, B);
 15
          not
                     g3(notC, C);
 16
          and #2 g4(notA_and_notC, notA, notC);
and #2 g5(A_and_notB_and_C, A, notB, C);
and #2 g6(A_and_notB_and_notC, A, notB, notC);
and #2 g7(notA_and_notB_and_C, notA, notB, C);
and #2 g8(A_and_B_and_C, A, B, C);
 17
 18
 19
 20
 21
 22
          and #2 g9(notA_and_B_and_notC, notA, B, notC);
 23
 24
                #2 g12(A_or_notC, A, notC);
 25
                #2 g13(notA_or_C, notA, C);
 26
                #2 g14(notB_or_notC, notB, notC);
          or
                #2 g15(A_or_B_or_C, A, B, C);
#2 g16(notA_or_B_or_notC, notA, B, notC);
#2 g17(A_or_notB_or_notC, A, notB, notC);
#2 g18(notA_or_notB_or_C, notA, notB, C);
 27
          or
 28
 29
 30
 31
 32
                #2 g10(Fsop, notA_and_notC, A_and_notB_and_C);
 33
                #2 g11(Gsop, A_and_notB_and_notC, notA_and_notB_and_C,
                          A_and_B_and_C, notA_and_B_and_notC);
 34
 35
 36
          and #2 g19(Fpos, A_or_notC, notA_or_C, notB_or_notC);
 37
          and #2 g20(Gpos, A_or_B_or_C, notA_or_B_or_notC,
                          A_or_notB_or_notC,notA_or_notB_or_C);
 38
 39
 40 endmodule: hw1prob5
```

```
Problem 6: [4 points] Drill problem
Filename: hw1prob6.sv
AndrewID: xinyew
     `default_nettype none
  2 module circuit(
       input logic a, b, c, d,
       output logic f);
  5
  6
       logic notB, notC, notD;
  7
       logic f1, f2;
  8
  9
       not
                g1(notB, b);
                g2(notC, c);
g3(notD, d);
 10
       not
 11
       not
 12
       and #2 g4(f1, b, notC, d),
 13
 14
               g5(f2, notB, notD);
 15
 16
       or \#2\ g6(f, f1, f2, a);
 17
 18 endmodule: circuit
 19
 20
 21 module testbench();
       logic f;
logic [3:0] vector;
 22
 23
 24
 25
       circuit dut(.f(f),
 26
                      .a(vector[3]),
 27
                      .b(vector[2]),
                     .c(vector[1]),
.d(vector[0])
 28
 29
 30
                     );
 31
 32
       initial begin
 33
         $monitor("A: %b B: %b C: %b D: %b F: %b at time %d".
          vector[3], vector[2], vector[1], vector[0], f, $time);
 34
 35
                vector[3] = 0;
                vector[2] = 0;
vector[1] = 0;
vector[0] = 0;
 36
 37
 38
 39
 40
            #20 \ vector[3] = 0;
                vector[2] = 0;
 41
 42
                vector[1] = 0;
 43
                vector[0] = 1;
 44
 45
            #20 \ vector[3] = 0;
                vector[2] = 0;
vector[1] = 1;
 46
 47
                vector[0] = 0;
 48
 49
            #20 \ vector[3] = 0;
 50
                vector[2] = 0;
 51
 52
                vector[1] = 1;
 53
                vector[0] = 1;
 54
           #20 vector[3] = 0;
    vector[2] = 1;
    vector[1] = 0;
 55
 56
 57
                vector[0] = 0;
 58
 59
 60
            #20 \ vector[3] = 0;
                vector[2] = 1;
 61
 62
                vector[1] = 0;
                vector[0] = 1;
 63
 64
            #20 vector[3] = 0;
    vector[2] = 1;
 65
 66
                vector[1] = 1;
 67
 68
                vector[0] = 0;
 69
```

```
#20 vector[3] = 0;
    vector[2] = 1;
    vector[1] = 1;
    vector[0] = 1;
 71
 72
 73
 74
 75
              #20 \ vector[3] = 1;
                    vector[2] = 0;
 76
                    vector[1] = 0;
 77
                    vector[0] = 0;
 78
 79
              #20 vector[3] = 1;
vector[2] = 0;
vector[1] = 0;
 80
 81
 82
                    vector[0] = 1;
 83
 84
              #20 \ vector[3] = 1;
 85
                    vector[2] = 0;
 86
                    vector[1] = 1;
vector[0] = 0;
 87
 88
 89
              #20 vector[3] = 1;
    vector[2] = 0;
    vector[1] = 1;
 90
 91
 92
                    vector[0] = 1;
 93
 94
 95
              #20 \ vector[3] = 1;
                    vector[2] = 1;
vector[1] = 0;
vector[0] = 0;
 96
 97
 98
 99
              #20 vector[3] = 1;
    vector[2] = 1;
100
101
                    vector[1] = 0;
102
                    vector[0] = 1;
103
104
              #20 \ vector[3] = 1;
105
                    vector[2] = 1;
vector[1] = 1;
106
107
                    vector[0] = 0;
108
109
              #20 \ vector[3] = 1;
110
                    vector[2] = 1;
vector[1] = 1;
111
112
113
                    vector[0] = 1;
114
115
               #20 $finish;
116
        end
117
118 endmodule: testbench
```

Problem 8: [16 points]
AndrewID: xinyew

Compilation Errors:

hw1prob8.sv: file does not exist
hw1prob8_test.sv: file does not exist

Problem 8: [16 points]
Filename: hw1prob8.sv
AndrewID: xinyew

File hw1prob8.sv was not found

Problem 8: [16 points]
Filename: hw1prob8_test.sv
AndrewID: xinyew

File hw1prob8_test.sv was not found