```
Lab Code [5 points]
Filename: chipInterface.sv
AndrewID: xinyew

1 `default_nettype none
2 module chipInterface
3 (input logic SW [17:0],
4 output logic LEDR[17:0]);
5
6 multiplexer DUT (.a(SW[0]),
7 .b(SW[1]),
8 .sel(SW[7]),
9 .f(LEDR[15]));
10
11 endmodule: chipInterface
```

```
Lab Code [5 points]
Filename: vcs_test.sv
AndrewID: xinyew
  1 module testBench();
  3
      logic w1,w2,w3,w4,w5,w6,w7;
  4
  5
                    mydesign(w1, w2, w3, w4, w5, w6, w7);
      comb_nands
  6
      test_module tester(w1,w2,w3,w4,w5,w6,w7);
  7
  8 endmodule: testBench
  9
 10 module comb_nands(
      input logic A,B,C,D,E,F,
output logic G); //We're implementing: AB + EF' + D'F'
 11
 12
 13
      logic D_not, F_not;
 14
 15
      logic f1, f2, f3;
 16
      not d_inv(D_not,D),
 17
 18
            f_int(F_not,F);
      nand g1(f1,A,B),
    g2(f2,E,F_not),
    g3(f3,D_not,F_not),
    g4(G,f1,f2,f3);
 19
 20
 21
 22
 23
 24 endmodule: comb_nands
 25
 26 module test_module(
      output logic test_a, test_b, test_c, test_d, test_e, test_f,
 27
 28
      input logic test_g);
 29
 30
      logic [6:0] tb;
 31
 32
      assign {test_a, test_b, test_c, test_d, test_e, test_f} = tb;
 33
 34
      initial begin
 35
         $monitor($time,,,"ABCDEF=%d, G=%b", tb, test_g);
 36
 37
         for(tb=0; tb < 10; tb = tb + 1)
 38
           #10;
 39
 40
         #10 $finish;
 41
 42
 43
 44 endmodule: test_module
```