```
Problem 1: [4 points] Drill problem
Filename: library.sv
AndrewID: xinyew
  1 `default_nettype none
  3
   module BusDriver
     #(parameter WIDTH = 8)
  5
      (input
              logic en,
             logic [WIDTH-1:0] data,
  6
       input
  7
       output logic [WIDTH-1:0] buff,
  8
       inout tri
                     [WIDTH-1:0] bus
  9
 10
       assign bus = (en) ? data : 'bz;
 11
       assign buff = bus;
 12
 13
 14 endmodule : BusDriver
15
16 module Memory
     #(parameter DW = 16,
17
 18
                 W = 256
 19
                 AW = \$clog2(W))
 20
      (input
              logic re, we, clock,
              logic [AW-1:0] addr
 21
       input
                     [DW-1:0] data);
              tri
 22
       inout
 23
 24
      logic [DW-1:0] M[W];
 25
      logic [DW-1:0] rData;
 26
 27
      assign data = (re) ? rData : 'bz;
 28
 29
      always_ff @(posedge clock)
 30
        if (we)
 31
          M[addr] <= data;</pre>
 32
 33
      always_comb
 34
        rData = M[addr];
 35
 36 endmodule : Memory
 37
 38
 39 `default_nettype none
40
 41 // Magnitude comparator
 42 module MagComp
     #(parameter WIDTH = 16)
 43
44
      (input logic [WIDTH-1:0] A, B,
 45
       output logic AltB, AeqB, AgtB);
 46
 47
      assign AltB = A < B;
 48
      assign AeqB = A == B;
      assign AgtB = A > B;
 49
 50
 51 endmodule : MagComp
 52
 53 // Adder
 54 module Adder
 55 #(parameter WIDTH = 16)
 56
      (input
             logic cin,
             logic [WIDTH-1:0] A, B,
 57
       input
       output logic [WIDTH-1:0] S,
 58
       output logic cout);
 59
 60
 61
      assign {cout, S} = A + B + cin;
 62
 63 endmodule : Adder
 64
 65 // Mux
 66 module Multiplexer
     #(parameter WIDTH = 16)
 67
      (input logic [WIDTH-1:0] I,
 68
       input logic [$clog2(WIDTH)-1:0] S,
```

```
Filename: library.sv
 70
        output logic Y);
 71
 72
      assign Y = I[S];
 73
 74 endmodule : Multiplexer
 75
 76 // Mux2to1
 77 module Mux2to1
     #(parameter WIDTH = 16)
 78
 79
       (input
               logic [WIDTH-1:0] IO, I1,
               logic S,
 80
        input
        output logic [WIDTH-1:0] Y);
 81
 82
 83
        assign Y = S ? I1 : I0;
 84
 85 endmodule : Mux2to1
 86
 87 // Decoder
 88 module Decoder
 89
     #(parameter WIDTH = 16)
 90
               logic [$clog2(WIDTH)-1:0] I,
       (input
        input logic en,
 91
        output logic [WIDTH-1:0] D);
 92
 93
 94
      assign D = en ? 1'b1 << I : 1'b0;
 95
 96 endmodule : Decoder
 97
 98 // DFlipFlop
 99 module DFlipFlop
100
       (input
               logic D
        input logic clock, preset_L, reset_L,
101
102
        output logic Q);
103
104
       always_ff @(posedge clock, negedge reset_L, negedge preset_L)
         // when reset_L and preset_L asserted at the same time, output x
105
         if (~reset_L && ~preset_L)
106
         Q <= 1'bx;
else if (~reset_L)
Q <= 1'b0;</pre>
107
108
109
         else if (~preset_L)
110
           Q <= 1'b1;
111
112
         else
113
           Q \le D;
114
115 endmodule : DFlipFlop
116
117 // Register
118 module Register
119
     #(parameter WIDTH = 16)
       (input logic en, clear, clock,
input logic [WIDTH-1:0] D,
120
121
122
        output logic [WIDTH-1:0] Q);
123
      always_ff @(posedge clock)
124
125
         if (en)
           Q \le D;
126
         else if (clear)
Q <= 1'b0;
127
128
129
130 endmodule : Register
131
132 // Counter
133 module Counter
134
     #(parameter WIDTH = 16)
       input logic en, clear, load, up, clock,
input logic [WIDTH-1:0] D,
output logic [WIDTH-1:0] Q);
135
       (input
136
137
138
      always_ff @(posedge clock)
139
140
         if (clear)
```

Page #: 2

```
Filename: library.sv
           Q <= 1'b0;
141
         else if (load)
142
143
           Q \leq D;
144
         else if (en) begin
           if (up)
145
146
             Q \le Q + 1;
           else
147
148
             Q \le Q - 1;
149
         end
150
151 endmodule : Counter
152
153 // Sync
154 module Synchronizer
155
       (input logic async, clock,
156
       output logic sync);
157
      always_ff @(posedge clock)
158
159
         sync <= async;</pre>
160
161 endmodule : Synchronizer
162
163 // ShiftRegister_SIPO
164 module ShiftRegister_SIPO
     #(parameter WIDTH = 16)
165
166
      (input logic serial, en, left, clock,
167
       output logic [WIDTH-1:0] Q);
168
169
      always_ff @(posedge clock)
         if (en) begin
170
           if (left)
171
172
             Q <= {Q[WIDTH-2:0], serial};</pre>
173
           else
174
             Q <= {serial, Q[WIDTH-1:1]};</pre>
175
         end
176
177 endmodule : ShiftRegister_SIPO
178
179 // ShiftRegister_PIPO
180 module ShiftRegister_PIPO
     #(parameter WIDTH = 16)
181
       (input logic en, left, load, clock,
182
       input logic [WÍDTH-1:0] D,
183
184
       output logic [WIDTH-1:0] Q);
185
      always_ff @(posedge clock)
186
187
         if (load)
        Q <= D;
else if (en) begin
if (left)
188
189
190
             Q <= Q << 1;
191
192
           else
193
             Q \le Q >> 1;
194
         end
195
196 endmodule : ShiftRegister_PIPO
197
198 // BarrelShiftRegister
199 module BarrelShiftRegister
     #(parameter WIDTH = 16)
200
201
               logic en, load, clock,
       (input
202
       input
              logic [1:0] by,
       input logic [WIDTH-1:0] D
203
       output logic [WIDTH-1:0] Q);
204
205
206
      always_ff @(posedge clock)
         if (load)
207
208
           Q \leq D;
         else if (en) begin
209
           Q \leftarrow Q \leftarrow by;
210
211
         end
```

Page #: 3

Filename: library.sv Page #: 4

212 213 endmodule : BarrelShiftRegister

```
Problem 1: [4 points] Drill problem
Filename: library_tests.sv
AndrewID: xinyew
    `default_nettype none
  3
    module Memory_test();
      logic [7:0] data;
  5
      tri [7:0] bus;
  6
      logic [1:0] addr;
  7
      logic re, we, clock;
  8
      BusDriver #(8) BUS (.en(we),
  9
                              .data(data),
 10
                              .bus(bus));
 11
 12
      Memory \#(8,4,2) DUT (.addr(addr),
 13
                               .re(re),
 14
                               .we(we)
 15
                               .clock(clock),
 16
                               .data(bus));
 17
 18
      initial begin
         clock = 'b0;
 19
 20
         forever #10 clock = ~clock;
 21
 22
 23
      initial begin
         $monitor($time,, "[%s]
                                        BUS: %d | addr: %b data: %d",
 24
 25
                              (we) ? "WRITE" : "READ", bus, addr, data);
 26
      end
 27
      initial begin
  addr <= 2'b00;</pre>
 28
 29
         data <= 8'd240;
 30
 31
         re <= 1'b1;
         we <= 1'b0;
 32
 33
         @(posedge clock);
         re <= 1'b0;
 34
 35
         we <= 1'b1;
 36
         @(posedge clock);
         re <= 1'b1;
we <= 1'b0;
 37
 38
 39
         @(posedge clock);
         addr <= 2'b01;
 40
         data <= 8'd220;
 41
 42
         @(posedge clock);
 43
         re <= 1'b0;
         we <= 1'b1;
 44
 45
         @(posedge clock);
         re <= 1'b1;
we <= 1'b0;
 46
 47
         addr <= 2'b00;
 48
         @(posedge clock);
re <= 1'b0;</pre>
 49
 50
         we <= 1'b1;
 51
 52
         addr <= 2'b10;
         data <= 8'd250;
 53
         @(posedge clock);
 54
         re <= 1'b1;
 55
         we <= 1'b0;
 56
 57
         @(posedge clock);
         re <= 1'b0;
 58
         we <= 1'b1;
 59
         addr <= 2'b11;
 60
         data <= 8'd213;
 61
         @(posedge clock);
 62
         re <= 1'b1;
 63
 64
         we <= 1'b0;
         @(posedge clock);
addr <= 2'b00;</pre>
 65
 66
         @(posedge clock);
addr <= 2'b01;
 67
 68
         @(posedge clock);
```

```
Filename: library_tests.sv
                    addr <= 2'b10;
@(posedge clock);
addr <= 2'b11;
@(posedge clock);
#1 $finish;
  70
71
72
73
74
75
76
```

end

77 endmodule : Memory_test

Page #: 2

```
Problem 4: [20 points]
Filename: hw7prob4.sv
AndrewID: xinyew
    `default_nettype none
  3
    module MemoryController
     #(parameter logic [7:0] page = 8'h02)
       (inout tri [15:0] addressData,
  5
  6
       input logic addressValid, read, clock, reset);
  7
  8
      // indicating controller to drive the bus
  9
      logic send;
      // word to be sent
logic [15:0] toSend;
 10
 11
      //word received
 12
 13
      logic [15:0] received;
 14
 15
      // init the bus driver
 16
      BusDriver #(16) BUS (.en(send),
 17
                               .data(toSend),
 18
                               .bus(addressData),
 19
                               .buff(received));
 20
 21
      // current address
 22
      logic [7:0] addr;
 23
 24
      // init memory
 25
      Memory \#(.AW(8), .DW(16)) M(.addr(addr),
 26
                                       .re(~send),
                                       .we(send),
 27
 28
                                       .clock(clock)
 29
                                       .data(addressData));
 30
 31
      FSM fsm (.*);
 32
 33 endmodule : MemoryController
 34
 35 module FSM
 36
       (input logic [15:0] addressData,
       input logic [7:0] page,
input logic read, addressValid,
output logic [7:0] addr,
 37
 38
 39
       output logic send)
 40
      enum logic [3:0]
                         {IDLE, READ1, READ2,
 41
 42
                           READ3, READ4, WRITE1, WRITE2, WRITE3,
 43
                           WRITE4, DONE} cur_state, n_state;
 44
      always_comb begin
 45
 46
         case (cur_state)
           IDLE: begin
  if (addressValid && (addressData[15:8] == page)) begin
 47
 48
                addr = addressData[7:0];
 49
 50
                if (read)
 51
                  n_state = READ1;
 52
                else
 53
                  n_state = WRITE1;
 54
             end
             else
 55
 56
               n_state = IDLE;
 57
           end
 58
           READ1: begin
             n_state = READ2;
 59
             send = 'b1:
 60
             addr = addr + 1;
 61
 62
           end
 63
           READ2: begin
 64
             n_state = READ2;
             addr = addr + 1;
 65
 66
           end
           READ3: begin
 67
             n_state = READ2;
 68
             a\overline{d}dr = addr + 1;
```

```
Filename: hw7prob4.sv
```

```
Page #: 2
```

```
70
            end
71
            READ4: begin
            n_state = DONE;
end
72
73
74
            DONE:
75
               send = 'b0;
            WRITE1: begin
  n_state = WRITE2;
76
77
78
               a\overline{d}dr = addr + 1;
79
            end
            WRITE2: begin
n_state = WRITE3;
addr = addr + 1;
80
81
82
83
            end
            WRITE3: begin
n_state = WRITE4;
addr = addr + 1;
84
85
86
87
            end
88
            WRITE4: begin
89
            n_state = DONE;
90
            end
91
         endcase
92
      end
93
94 endmodule : FSM
```