```
Lab Code [15 points]
Filename: 01_struc.sv
AndrewID: xinyew
    `default_nettype none
  2
  3
    module dFlipFlop(
      output logic q,
  5
      input logic d, clock, reset);
  6
  7
      always_ff @(posedge clock)
  8
        if (reset == 1'b1)
  9
           q \le 0;
 10
        else
           q \le d;
 11
 12
 13 endmodule : dFlipFlop
 14
 15 //
                     Q2 Q1 Q0
 16 //
                                    desciption
 17 //
 18 //
          State1
                      0
                               0
                                     computer #5:
 19 //
20 //
                                     computer #1, #5;
          State2
                      0
                          0
                               1
                                     computer #1, #5, #9;
          State3
                      0
                          1
                              0
                                     computer #1, #3, #5;
 21 //
          State4
                      0
                          1
                               1
                                                                 win
 22 //
                                     computer #1, #2, #3, #7; win
                          0
                               0
          State5
                      1
 23 //
                                     computer #1, #3, #5, #7; win
          State6
 24 //
 25
 26 module myExplicitFSM(
 27
      output logic [3:0] cMove,
      output logic win, output logic q0, q1 input logic [3:0] hMove,
 28
 29
                           q0, q1, q2,
 30
 31
      input logic
                           clock, reset);
 32
 33
      logic d0, d1, d2;
 34
 35
      // flip-flops instantiation
      dFlipFlop ff0(.d(d0),
 36
 37
                      .q(q0)
                      .clock(clock)
 38
 39
                      .reset(reset)),
                  ff1(.d(d1),
 40
 41
                      q(q1)
 42
                      .clock(clock)
 43
                      .reset(reset)),
                  ff2(.d(d2),
 44
 45
                      •q(q2)
 46
                      .clock(clock)
 47
                      .reset(reset));
 48
      // next state generation assign d2 = ((\sim q2) \& q1 \& q0 \& (\sim hMove[3]) \& (\sim hMove[2]) \& hMove[1]
 49
 50
      & (~hMove[0]))
 51
 52
                    ((~q2) & q1 & q0 & (~hMove[3]) & (~hMove[2]) & hMove[1]
 53
                    & (~hMove[0]))
 54
                    ((~q2) & q1 & q0 & (~hMove[3]) & hMove[2] & hMove[1]
                    & hMove[0])
 55
                    ((~q2) & q1 & q0 & hMove[3] & (~hMove[2]) & (~hMove[1])
 56
 57
                    & (~hMove[0])) |
 58
 59
                    (q2 & (~q1) & (~q0) & (~hMove[3]) & (~hMove[2]) & (~hMove[1])
                     & hMove[0]) |
 60
                    (q2 & (~q1) & (~q0) & (~hMove[3]) & (~hMove[2]) & hMove[1]
 61
 62
                     & (~hMove[0]))
 63
                    (q2 & (~q1) & (~q0) & (~hMove[3]) & (~hMove[2]) & hMove[1]
 64
                    & hMove[0])
                    (q2 & (~q1) & (~q0) & (~hMove[3]) & hMove[2] & (~hMove[1])
 65
 66
                    & (~hMove[0]))
 67
                    (q2 & (~q1) & (~q0) & (~hMove[3]) & hMove[2] & (~hMove[1])
                    & hMove[0])
 68
 69
                    (q2 & (~q1) & (~q0) & (~hMove[3]) & hMove[2] & hMove[1]
```

Filename: 01_struc.sv Page #: 2

```
& (~hMove[0]))
 71
                   (q2 \& (\sim q1) \& (\sim q0) \& (\sim hMove[3]) \& hMove[2] \& hMove[1]
 72
                   & hMove[0])
 73
                   (q2 & (~q1) & (~q0) & hMove[3] & (~hMove[2]) & (~hMove[1])
 74
                   & (~hMove[0]))
 75
                   (q2 & (~q1) & (~q0) & hMove[3] & (~hMove[2]) & (~hMove[1])
 76
                   & hMove[0]) |
 77
 78
                   (q2 & (~q1) & q0 & (~hMove[3]) & (~hMove[2]) & (~hMove[1])
 79
                    & hMove[0])
 80
                   (q2 & (~q1) & q0 & (~hMove[3]) & (~hMove[2]) & hMove[1]
                   & (~hMove[0]))
 81
                   (q2 & (~q1) & q0 & (~hMove[3]) & (~hMove[2]) & hMove[1]
 82
 83
                   & hMove[0])
 84
                   (q2 & (~q1) & q0 & (~hMove[3]) & hMove[2] & (~hMove[1])
 85
                    & (~hMove[0]))
 86
                   (q2 & (~q1) & q0 & (~hMove[3]) & hMove[2] & (~hMove[1])
87
                   & hMove[0])
 88
                   (q2 & (~q1) & q0 & (~hMove[3]) & hMove[2] & hMove[1]
 89
                   & (~hMove[0]))
 90
                   (q2 & (~q1) & q0 & (~hMove[3]) & hMove[2] & hMove[1]
 91
                    & hMove[0]) |
92
                   (q2 & (~q1) & q0 & hMove[3] & (~hMove[2]) & (~hMove[1])
 93
                   & (~hMove[0]))
 94
                   (q2 & (~q1) & q0 & hMove[3] & (~hMove[2]) & (~hMove[1])
 95
                   & hMove[0]);
 96
97
      assign d1 = ((\sim q2) \& (\sim q1) \& q0 \& (\sim hMove[3]) \& (\sim hMove[2]) \& hMove[1]
      & (~hMove[0]))
 98
 99
                   ((~q2) & (~q1) & q0 & (~hMove[3]) & (~hMove[2]) & hMove[1]
                   & hMove[0])
100
101
                   ((~q2) & (~q1) & q0 & (~hMove[3]) & hMove[2] & (~hMove[1])
                   & (~hMove[0]))
102
                   ((~q2) & (~q1) & q0 & (~hMove[3]) & hMove[2] & hMove[1]
103
104
                   & hMove[0])
105
                   ((~q2) & (~q1) & q0 & hMove[3] & (~hMove[2]) & (~hMove[1])
106
                   & (~hMove[0]))
107
                   ((~q2) & (~q1) & q0 & hMove[3] & (~hMove[2]) & (~hMove[1])
108
                   & hMove[0]) |
109
                   ((~q2) & q1 & (~q0) & (~hMove[3]) & (~hMove[2]) & (~hMove[1])
110
111
                   & hMove[0])
112
                   ((~q2) & q1 & (~q0) & (~hMove[3]) & (~hMove[2]) & hMove[1]
113
                   & (~hMove[0]))
114
                   ((~q2) & q1 & (~q0) & (~hMove[3]) & (~hMove[2]) & hMove[1]
                   & hMove[0])
115
116
                   ((~q2) & q1 & (~q0) & (~hMove[3]) & hMove[2] & (~hMove[1])
                    & (~hMove[0]))
117
118
                   ((~q2) & q1 & (~q0) & (~hMove[3]) & hMove[2] & (~hMove[1])
119
                   & hMove[0])
                   ((~q2) & q1 & (~q0) & (~hMove[3]) & hMove[2] & hMove[1]
120
121
                   & (~hMove[0]))
122
                   ((~q2) & q1 & (~q0) & (~hMove[3]) & hMove[2] & hMove[1]
                   & hMove[0]) |
123
                   ((~q2) & q1 & (~q0) & q0 & hMove[3] & (~hMove[2]) & (~hMove[1])
124
125
                   & (~hMove[0]))
126
                   ((~q2) & q1 & (~q0) & hMove[3] & (~hMove[2]) & (~hMove[1])
127
                   & hMove[0]) |
128
129
                   ((~q2) & q1 & q0 & (~hMove[3]) & (~hMove[2]) & (~hMove[1])
130
                    & hMove[0]) |
131
                   ((~q2) & q1 & q0 & (~hMove[3]) & (~hMove[2]) & hMove[1]
132
                    & hMove[0])
133
                   ((~q2) & q1 & q0 & (~hMove[3]) & hMove[2] & (~hMove[1])
134
                   & hMove[0])
135
                   ((~q2) & q1 & q0 & (~hMove[3]) & hMove[2] & hMove[1]
136
                     (~hMove[0]))
137
                   ((~q2) & q1 & q0 & hMove[3] & (~hMove[2]) & (~hMove[1])
138
                   & hMove[0]);
139
140
      assign d0 = ((\sim q2) \& (\sim q1) \& (\sim q0) \& (\sim hMove[3]) \& hMove[2] \& hMove[1]
```

```
Filename: 01_struc.sv
                                                                                  Page #: 3
      & (~hMove[0])) |
141
142
143
                   ((~q2) & (~q1) & q0 & (~hMove[3]) & (~hMove[2]) & (~hMove[1])
144
                   & hMove[0])
                   ((~q2) & (~q1) & q0 & (~hMove[3]) & hMove[2] & (~hMove[1])
145
146
                   & hMove[0])
                    ((~q2) & (~q1) & q0 & (~hMove[3]) & (~hMove[2]) & (~hMove[1])
147
148
                   & hMove[0]) |
149
150
151
                   ((~q2) & q1 & q0 & (~hMove[3]) & (~hMove[2]) & (~hMove[1])
152
                   & hMove[0])
                   ((~q2) & q1 & q0 & (~hMove[3]) & (~hMove[2]) & hMove[1]
153
154
                    & (~hMove[0])) |
155
                   ((~q2) & q1 & q0 & (~hMove[3]) & (~hMove[2]) & hMove[1]
156
                    & hMove[0])
157
                   ((~q2) & q1 & q0 & (~hMove[3]) & hMove[2] & (~hMove[1])
                   & hMove[0])
158
                   ((~q2) & q1 & q0 & (~hMove[3]) & hMove[2] & hMove[1]
159
160
                    & (~hMove[0])) |
161
                    ((~q2) & q1 & q0 & hMove[3] & (~hMove[2]) & (~hMove[1])
162
                   & hMove[0])
163
164
                   (q2 & (~q1) & q0 & (~hMove[3]) & (~hMove[2]) & (~hMove[1])
165
                   & hMove[0])
166
                   (q2 & (~q1) & q0 & (~hMove[3]) & (~hMove[2]) & hMove[1]
167
                    & (~hMove[0]))
168
                    (q2 & (~q1) & q0 & (~hMove[3]) & (~hMove[2]) & hMove[1]
169
                   & hMove[0])
                   (q2 & (~q1) & q0 & (~hMove[3]) & hMove[2] & (~hMove[1])
170
                   & (~hMove[0]))
171
172
                   (q2 & (~q1) & q0 & (~hMove[3]) & hMove[2] & (~hMove[1])
                    & hMove[0]) |
173
174
                   (q2 & (~q1) & q0 & (~hMove[3]) & hMove[2] & hMove[1]
175
                    & (~hMove[0])) |
176
                    (q2 & (~q1) & q0 & (~hMove[3]) & hMove[2] & hMove[1]
177
                   & hMove[0])
178
                   (q2 & (~q1) & q0 & q0 & hMove[3] & (~hMove[2])
                   & (~hMove[1]) & (~hMove[0])) |
(q2 & (~q1) & q0 & hMove[3] & (~hMove[2]) & (~hMove[1])
179
180
181
                    & hMove[0]);
182
183
      // output logic generation
184
      assign cMove[3] = (\sim q2) \& q1 \& (\sim q0);
185
      assign cMove[2] = ((~q2) & (~q1) & (~q0)) |
186
187
                          (q2 & (~q1) & q0);
188
189
      assign cMove[1] = ((~q2) \& q1 \& q0)
                          (q2 & (~q1) & (~q0)) |
(q2 & (~q1) & q0);
190
191
192
193
      assign cMove[0] = ((\sim q2) \& (\sim q1) \& (\sim q0))
194
                          ((~q2) & (~q1) & q0)
195
                          ((~q2) & q1 & (~q0))
196
                          ((~q2) & q1 & q0) |
197
                          (q2 & (~q1) & q0);
198
199
      assign win = ((~q2) & q1 & (~q0))
                    (q2 & (~q1) & (~q0))
(q2 & (~q1) & q0);
200
201
202
203 endmodule : myExplicitFSM
```

204

```
Lab Code [15 points]
Filename: 01_testbench.sv
AndrewID: xinyew
  1 `default_nettype none
  2
  3
   module testBench();
         logic w1, w2, w3, w4, w5, w6;
  5
         logic [3:0] w7, w8;
  6
         myExplicitFSM dut1(.clock(w1),
  7
                              .reset(w2),
  8
                              .q1(w3),
  9
                              .q2(w4),
 10
                              .q0(w5)
 11
                              .win(w6)
 12
                              .cMove(w7)
 13
                              .hMove(w8));
 14
         myFSM_test dut2(.clock(w1),
 15
                              .reset(w2),
                              .q1(w3),
 16
                              .q2(w4),
 17
                              .q0(w5),
 18
 19
                              .win(w6)
 20
                              .cMove(w7)
 21
                              .hMove(w8));
 22
 23 endmodule : testBench
 24
 25
 26 module myFSM_test(
 27
         input logic [3:0] cMove,
        input logic win,
input logic q2, q1, q0,
output logic [3:0] hMove,
 28
 29
 30
 31
         output logic clock, reset);
 32
 33
 34
         initial begin
 35
 36
             clock = 0;
             forever #5 clock = ~clock;
 37
 38
         end
 39
 40
         initial begin
             $monitor($time,, "state=%b, cMove=%d, hMove=%d, win=%b",
 41
                        \{q2, q1, q0\}, cMove, hMove, win);
 42
 43
             // initialize values
             hMove <= 4'hF;
 44
 45
             reset <= 1'b1;
 46
 47
             // reset the FSM
             @(posedge clock); // wait for a positive clock edge
 48
             @(posedge clock); // one edge is enough, but what the heck
 49
             @(posedge clock);
 50
 51
             @(posedge clock); // begin cycle 0 reset <= 1'b0; // release the reset
 52
 53
 54
 55
 56
             // start an example sequence -- not meaningful for the lab
             hMove <= 4'h6; // these changes are after the clock edge
 57
                               // which means the state change happens
 58
                               // AFTER the next clock edge
 59
 60
             @(posedge clock); // begin cycle 1
             hMove <= 4'h1;
 61
 62
 63
 64
             // reset the FSM
             @(posedge clock);
 65
 66
             @(posedge clock);
 67
             @(posedge clock);
 68
 69
             reset <= 1'b1;
```

```
Filename: 01_testbench.sv
            @(posedge clock);
 71
            reset <= 1'b0;
 72
             //start
 73
            hMove <= 4'h6;
 74
            @(posedge clock); // 2-7 TEST
            hMove <= 4'h9;
 75
 76
            @(posedge clock);
 77
            hMove <= 4'h2;
 78
 79
 80
            // reset the FSM
 81
            @(posedge clock);
 82
            @(posedge clock);
 83
            @(posedge clock);
 84
 85
            reset <= 1'b1;
 86
            @(posedge clock);
 87
            reset <= 1'b0;
 88
             //start
 89
            hMove <= 4'h6;
 90
            @(posedge clock); // 7-2 TEST
 91
            hMove <= 4'h9;
 92
            @(posedge clock);
 93
            hMove <= 4'h7;
 94
 95
 96
            // reset the FSM
 97
            @(posedge clock);
 98
            @(posedge clock);
 99
            @(posedge clock);
100
            reset <= 1'b1;
101
102
            @(posedge clock);
103
            reset <= 1'b0;
104
             //start
            hMove <= 4'h6;
105
106
            @(posedge clock); // not 9 test
107
            hMove <= 4'h5;
108
109
110
            // reset the FSM
111
            @(posedge clock);
112
            @(posedge clock);
113
            @(posedge clock);
114
115
            reset <= 1'b1;
116
            @(posedge clock);
            reset <= 1'b0;
117
118
             //start
119
            hMove <= 4'h6;
120
            @(posedge clock); // not 7-2 test
            hMove <= 4'h9;
121
            @(posedge clock);
122
123
            hMove <= 4'h4;
124
125
126
            // reset the FSM
127
            @(posedge clock);
128
            @(posedge clock);
129
            @(posedge clock);
130
131
            reset <= 1'b1;
132
            @(posedge clock);
133
            reset <= 1'b0;
134
            //start
            hMove <= 4'h4; // not 6 test
135
```

@(posedge clock); // not

// reset the FSM

@(posedge clock);

@(posedge clock);

136 137 138

139

140

```
Filename: 01_testbench.sv
            @(posedge clock);
141
142
            reset <= 1'b1;
143
            @(posedge clock);
144
            reset <= 1'b0;
145
             //start
146
            hMove <= 4'h4;
                            // not 6 test
147
            @(posedge clock); // not
148
149
150
            // reset the FSM
151
152
            @(posedge clock);
153
            @(posedge clock);
154
            @(posedge clock);
155
            reset <= 1'b1;
156
            @(posedge clock);
157
            reset <= 1'b0;
158
             //start
159
            hMove <= 4'h6;
            @(posedge clock); // not 7-2 test
160
161
            hMove <= 4'h9;
            @(posedge clock);
162
163
            hMove <= 4'h4;
164
165
166
            // reset the FSM
            @(posedge clock);
167
168
            @(posedge clock);
169
            @(posedge clock);
170
            reset <= 1'b1;
171
            @(posedge clock);
            reset <= 1'b0;
172
173
             //start
174
            hMove <= 4'h6;
175
            @(posedge clock); // not 7-2 test
176
            hMove <= 4'h9;
177
            @(posedge clock);
178
            hMove <= 4'h4;
179
180
181
            // reset the FSM
182
            @(posedge clock);
183
            @(posedge clock);
184
            @(posedge clock);
185
            reset <= 1'b1;
186
            @(posedge clock);
187
            reset <= 1'b0;
188
             //start
            hMove <= 4'h2;
189
190
            @(posedge clock); // not 7-2 test
            hMove <= 4'h3:
191
            @(posedge clock);
192
193
            hMove <= 4'h9;
194
195
196
            // reset the FSM
197
            @(posedge clock);
198
            @(posedge clock);
199
            @(posedge clock);
200
            reset <= 1'b1;
201
            @(posedge clock);
202
            reset <= 1'b0;
203
             //start
            hMove <= 4'h6;
204
            @(posedge clock); // not 7-2 test
205
206
            hMove <= 4'h9;
207
            @(posedge clock);
208
            hMove <= 4'h4;
209
210
             // reset the FSM
211
            @(posedge clock);
```

```
Filename: 01_testbench.sv
            @(posedge clock);
212
213
            @(posedge clock);
214
            reset <= 1'b1:
215
            @(posedge clock);
            reset <= 1'b0;
216
             //start
217
218
            hMove <= 4'h6;
            @(posedge clock); // not 7-2 test
219
220
            hMove <= 4'h9:
221
            @(posedge clock);
222
            hMove <= 4'h3;
223
             @(posedge clock);
224
            hMove <= 4'h4;
225
226
                     // reset the FSM
227
            @(posedge clock);
228
            @(posedge clock);
229
            @(posedge clock);
230
            reset <= 1'b1;
231
            @(posedge clock);
232
            reset <= 1'b0;
233
             //start
            hMove <= 4'h6;
234
            @(posedge clock); // not 7-2 test
235
236
            hMove <= 4'h9;
237
            @(posedge clock);
238
            hMove <= 4'h3:
239
            @(posedge clock);
240
            hMove <= 4'h8;
241
            @(posedge clock);
242
243
             // reset the FSM
244
            @(posedge clock);
245
            @(posedge clock);
246
            @(posedge clock);
247
            reset <= 1'b1;
248
            @(posedge clock);
249
            reset <= 1'b0;
250
             //start
251
            hMove <= 4'h6;
252
            @(posedge clock); // not 7-2 test
253
            hMove <= 4'h9:
254
            @(posedge clock);
255
            hMove <= 4'h3;
256
             @(posedge clock);
257
            hMove <= 4'h7:
258
            @(posedge clock);
259
            hMove <= 4'h4:
            @(posedge clock);
260
261
262
263
             // reset the FSM
264
            @(posedge clock);
265
            @(posedge clock);
266
            @(posedge clock);
267
            reset <= 1'b1;
268
            @(posedge clock);
269
            reset <= 1'b0;
270
             //start
            hMove <= 4'h6;
271
            @(posedge clock); // not 7-2 test
272
273
            hMove <= 4'h9;
274
             @(posedge clock);
```

hMove <= 4'h3;

hMove <= 4'h2:

hMove <= 4'h4;

@(posedge clock);

@(posedge clock);

@(posedge clock);

@(posedge clock);

275

276

277

278

279

280

281 282

```
Lab Code [15 points]
Filename: 02_abstract.sv
AndrewID: xinyew
  1 `default_nettype none
  3
   module myAbstractFSM (
      output logic [3:0] cMove,
  5
                         win,
      output logic
  6
      input logic [3:0] hMove,
  7
      input logic
                         clock, reset);
  8
     9
 10
 11
 12
 13
      // next state generation
 14
      always_comb
 15
        unique case (currState)
          S0:
 16
            nextState = (hMove == 4'h6) ? S1 : S0;
 17
 18
          S1: begin
            if (hMove == 4'h1 || hMove == 4'h5 || hMove == 4'h6)
 19
 20
              nextState = S1;
 21
            else
              nextState = (hMove == 4'h9) ? S3 : S2;
 22
 23
          end
 24
          S2:
 25
            nextState = S2;
          S3: begin
 26
 27
            if (hMove == 4'h1 || hMove == 4'h4 || hMove == 4'h5 || hMove == 4'h6
            || hMove == 4'h9)
 28
 29
              nextState = S3;
 30
            else
 31
                nextState = (hMove == 4'h2) ? S5 : S4;
 32
          end
 33
          S4:
 34
            nextState = S4;
 35
          S5:
 36
           nextState = S5;
 37
        endcase
 38
 39
 40
      // output generation
 41
      always_comb begin
 42
        cMove = 4'b0000;
 43
        win = 1'b1;
 44
        if (currState == S0) begin
 45
          cMove = 4'h5;
 46
          win = 0;
 47
        end
 48
        if (currState == S1) begin
 49
          cMove = 4'h1;
 50
          win = 0;
 51
        end
 52
        if (currState == S2) begin
 53
          cMove = 4'h9;
          win = 1;
 54
 55
        end
 56
        if (currState == S3) begin
 57
          cMove = 4'h3;
          win = 0;
 58
 59
        end
 60
        if (currState == S4) begin
 61
          cMove = 4'h2;
 62
          win = 1;
 63
 64
        if (currState == S5) begin
 65
          cMove = 4'h7;
 66
          win = 1;
 67
        end
 68
      end
 69
```

77 endmodule: myAbstractFSM

78

```
Lab Code [15 points]
Filename: 03_testbench.sv
AndrewID: xinyew
  1 `default_nettype none
  3 module testBench();
        logic [3:0] cMove, hMove;
  5
        logic clock, reset, win;
  6
        myAbstractFSM dut1(.clock(clock),
  7
                             .reset(reset),
  8
                             .win(win),
  9
                             .cMove(cMove)
 10
                             .hMove(hMove));
 11
 12
        initial begin
 13
             clock = 0;
 14
             forever #5 clock = ~clock;
 15
        end
 16
        initial begin
 17
             $monitor($time,, "state=%s, cMove=%d, hMove=%d, win=%b",
 18
 19
                      dut1.currState.name, cMove, hMove, win);
 20
             // initialize values
             hMove <= 4'hF;
 21
             reset <= 1'b1;
 22
 23
 24
             // reset the FSM
             @(posedge clock); // wait for a positive clock edge
 25
             @(posedge clock); // one edge is enough, but what the heck
 26
 27
             @(posedge clock);
 28
             @(posedge clock); // begin cycle 0 reset <= 1'b0; // release the reset
 29
 30
 31
 32
 33
             // start an example sequence -- not meaningful for the lab
 34
             hMove <= 4'h6; // these changes are after the clock edge
 35
                              // which means the state change happens
                              // AFTER the next clock edge
 36
 37
             @(posedge clock); // begin cycle 1
 38
             hMove <= 4'h1;
 39
 40
             // reset the FSM
 41
 42
             @(posedge clock);
 43
             @(posedge clock);
 44
             @(posedge clock);
 45
 46
             reset <= 1'b1;
 47
             @(posedge clock);
             reset <= 1'b0;
 48
 49
             //start
             hMove <= 4'h6;
 50
 51
             @(posedge clock); // 2-7 TEST
 52
             hMove <= 4'h9;
 53
             @(posedge clock);
 54
             hMove <= 4'h2;
 55
 56
 57
             // reset the FSM
 58
             @(posedge clock);
 59
             @(posedge clock);
 60
             @(posedge clock);
 61
 62
             reset <= 1'b1;
 63
             @(posedge clock);
 64
             reset <= 1'b0;
 65
             //start
 66
             hMove <= 4'h6;
             @(posedge clock); // 7-2 TEST
 67
             hMove <= 4'h9;
 68
 69
             @(posedge clock);
```

```
Filename: 03_testbench.sv
 70
             hMove <= 4'h7;
 71
 72
 73
             // reset the FSM
 74
             @(posedge clock);
 75
             @(posedge clock);
 76
            @(posedge clock);
 77
 78
             reset <= 1'b1;
 79
             @(posedge clock);
 80
             reset <= 1'b0;
 81
             //start
             hMove <= 4'h6;
 82
 83
             @(posedge clock); // not 9 test
 84
             hMove <= 4'h5;
 85
 86
 87
             // reset the FSM
 88
             @(posedge clock);
             @(posedge clock);
 89
 90
            @(posedge clock);
 91
             reset <= 1'b1;
 92
 93
             @(posedge clock);
 94
             reset <= 1'b0;
 95
             //start
96
             hMove <= 4'h6;
 97
             @(posedge clock); // not 7-2 test
 98
             hMove <= 4'h9;
 99
             @(posedge clock);
100
             hMove <= 4'h4;
101
102
103
             // reset the FSM
104
            @(posedge clock);
105
             @(posedge clock);
106
             @(posedge clock);
107
108
             reset <= 1'b1;
109
             @(posedge clock);
110
             reset <= 1'b0;
111
             //start
112
             hMove <= 4'h4; // not 6 test
113
             @(posedge clock); // not
114
115
             // reset the FSM
116
             @(posedge clock);
117
             @(posedge clock);
            @(posedge clock);
reset <= 1'b1;</pre>
118
119
120
             @(posedge clock);
             reset <= 1'b0;
121
122
             //start
123
             hMove <= 4'h4; // not 6 test
124
             @(posedge clock); // not
125
126
127
128
             // reset the FSM
129
             @(posedge clock);
             @(posedge clock);
130
131
             @(posedge clock);
132
             reset <= 1'b1;
             @(posedge clock);
133
             reset <= 1'b0;
134
135
             //start
136
             hMove <= 4'h6;
137
             @(posedge clock); // not 7-2 test
             hMove <= 4'h9;
138
             @(posedge clock);
139
             hMove <= 4'h4;
140
```

```
Filename: 03_testbench.sv
141
142
143
             // reset the FSM
144
             @(posedge clock);
145
             @(posedge clock);
146
             @(posedge clock);
147
             reset <= 1'b1;
148
             @(posedge clock);
149
             reset <= 1'b0;
150
             //start
151
             hMove <= 4'h6;
             @(posedge clock); // not 7-2 test
152
             hMove <= 4'h9;
153
             @(posedge clock);
154
155
             hMove <= 4'h4;
156
157
158
             // reset the FSM
159
             @(posedge clock);
160
             @(posedge clock);
             @(posedge clock);
reset <= 1'b1;
161
162
             @(posedge clock);
163
             reset <= 1'b0;
164
165
             //start
166
             hMove <= 4'h2;
167
             @(posedge clock); // not 7-2 test
168
             hMove <= 4'h3;
169
             @(posedge clock);
170
             hMove <= 4'h9;
171
172
173
             // reset the FSM
             @(posedge clock);
174
175
             @(posedge clock);
176
             @(posedge clock);
             reset <= 1'b1;
177
178
             @(posedge clock);
179
             reset <= 1'b0;
180
             //start
181
             hMove <= 4'h6;
182
             @(posedge clock); // not 7-2 test
183
             hMove <= 4'h9;
184
             @(posedge clock);
185
             hMove <= 4'h4;
186
187
             // reset the FSM
188
             @(posedge clock);
189
             @(posedge clock);
             @(posedge clock);
reset <= 1'b1;</pre>
190
191
192
             @(posedge clock);
193
             reset <= 1'b0;
194
             //start
195
             hMove <= 4'h6;
196
             @(posedge clock); // not 7-2 test
197
             hMove <= 4'h9;
198
             @(posedge clock);
199
             hMove <= 4'h3;
200
             @(posedge clock);
201
             hMove <= 4'h4;
202
203
                      // reset the FSM
             @(posedge clock);
204
205
             @(posedge clock);
             @(posedge clock);
reset <= 1'b1;
206
207
208
             @(posedge clock);
```

reset <= 1'b0;

hMove <= 4'h6;

//start

209

210

211

```
Filename: 03_testbench.sv
             @(posedge clock); // not 7-2 test
212
213
             hMove <= 4'h9;
214
             @(posedge clock);
215
             hMove <= 4'h3;
216
             @(posedge clock);
             hMove <= 4'h8;
217
218
             @(posedge clock);
219
220
             // reset the FSM
221
             @(posedge clock);
222
             @(posedge clock);
             @(posedge clock);
reset <= 1'b1;</pre>
223
224
             @(posedge clock);
225
226
             reset <= 1'b0;
227
             //start
228
             hMove <= 4'h6;
229
             @(posedge clock); // not 7-2 test
230
             hMove <= 4'h9;
231
             @(posedge clock);
232
             hMove <= 4'h3;
233
             @(posedge clock);
234
             hMove <= 4'h7
235
             @(posedge clock);
236
             hMove <= 4'h4;
237
             @(posedge clock);
238
239
             // reset the FSM
240
             @(posedge clock);
241
             @(posedge clock);
             @(posedge clock);
reset <= 1'b1;</pre>
242
243
244
             @(posedge clock);
245
             reset <= 1'b0;
246
             //start
             hMove <= 4'h6;
247
248
             @(posedge clock); // not 7-2 test
             hMove <= 4'h9;
249
250
             @(posedge clock);
251
             hMove <= 4'h3;
252
             @(posedge clock);
253
             hMove <= 4'h2:
254
             @(posedge clock);
255
             hMove <= 4'h4;
256
             @(posedge clock);
257
258
             @(posedge clock);
259
             @(posedge clock);
             @(posedge clock);
reset <= 1'b1;
260
261
262
             @(posedge clock);
             reset <= 1'b0;
263
264
265
             #1 $finish;
         end
266
267
268 endmodule : testBench
269
270
271 module myFSM_test(
         input logic [3:0] cMove,
272
         input logic win,
273
         input logic q2, q1, q0,
output logic [3:0] hMove,
274
275
276
         output logic clock, reset);
```

281 endmodule: myFSM_test

```
Lab Code [15 points]
Filename: 04_chipInterface.sv
AndrewID: xinyew
  1 `default_nettype none // Required in every sv file
  2 module chipInterface
3 (input logic [3:0]
       (input logic [3:0] KEY, input logic [17:0] SW, output logic [6:0] HEXO, output logic [7:0] LEDG);
  5
  6
  7
       logic [3:0] c;
  8
  9
       logic ww;
       myAbstractFSM(.clock(KEY[0]), .reset(SW[17]), .hMove(SW[9:6]), .cMove(c),
 10
 11
        .win(ww));
 12
       assign LEDG = {ww, ww, ww, ww, ww, ww, ww};
 13
       logic [7:0] blank;
 14
       assign blank = 8'b000000000;
 15
 16
       SevenSegmentDisplay DUT2 (.BCX0(c),
 17
                                        .blank(blank),
 18
                                        .HEX0(HEX0));
 19
 20 endmodule: chipInterface
```

```
Lab Code [15 points]
Filename: 05_HexDisplay.sv
AndrewID: xinyew
    `default_nettype none
  3
    module SevenSegmentDisplay
       (input logic [3:0] BCX0,
input logic [7:0] blank,
  5
  6
        output logic [6:0] HEXO);
  7
      always_comb begin
HEX0 = 7'b0000000;
  8
  9
         if (~blank[0])
 10
           case (BCX0)
 11
              4'h0: HEXO = 7'b0111111;
 12
              4'h1: HEX0 = 7'b0000110;
 13
 14
              4'h2: HEX0 = 7'b1011011;
             4'h3: HEX0 = 7'b1001111;
 15
             4'h4: HEX0 = 7'b1100110;
 16
 17
             4'h5: HEX0 = 7'b1101101;
             4'h6: HEX0 = 7'b1111101;
4'h7: HEX0 = 7'b0000111;
4'h8: HEX0 = 7'b1111111;
 18
 19
 20
             4'h9: HEX0 = 7'b1100111;
 21
 22
             4'ha: HEX0 = 7'b1110111;
 23
             4'hb: HEX0 = 7'b1111100;
             4'hc: HEX0 = 7'b0111001;
 24
 25
             4'hd: HEX0 = 7'b1011110;
             4'he: HEX0 = 7'b1111001;
 26
              4'hf: HEX0 = 7'b1110001;
 27
 28
              default: HEX0 = 7'b00000000;
 29
           endcase
 30
         HEX0 = \sim HEX0;
 31
       end
 32
 33
 34 endmodule : SevenSegmentDisplay
```

```
Lab Code [15 points]
Filename: 05_chipInterface.sv
AndrewID: xinyew
     `default_nettype none // Required in every sv file
  3
     module Dflipflop
        (input
                  logic D
  5
         input
                 logic clock, preset, reset,
  6
         output logic Q);
  7
  8
        always_ff @(posedge clock)
  9
          if (reset && preset)
 10
             Q \leq 1'bx;
          else if (reset)
Q <= 1'b0;
 11
 12
          else if (preset)
Q <= 1'b1;</pre>
 13
 14
 15
          else
             Q \leq D;
 16
 17
 18 endmodule : Dflipflop
 19
 20 module chipInterface
        (input logic [3:0] KEY,
input logic [17:0] SW,
 21
 22
 23
        input logic CLOCK_50,
 24
        output logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5, HEX6, HEX7,
 25
       output logic [7:0] LEDG,
output logic [3:0] LEDR);
 26
 27
        // sync enter_L, newGame_L using clock from FPGA
logic enter_L, newGame_L;
 28
 29
        Dflipflop(.D(KEY[3])
 30
 31
                     .Q(enter_L)
                     .clock(CLOCK_50),
 32
 33
                     .preset(SW\lceil 17 \rceil);
 34
 35
        Dflipflop(.D(KEY[0]),
 36
                     .Q(newGame_L)
                     .clock(CLOCK_50)
 37
                     .preset(SW[17]));
 38
 39
 40
        logic [3:0] h_3, h_2, h_1, h_0, c_3, c_2, c_1, c_0;
 41
        logic ww;
 42
 43
        // task5 instantiation
 44
        task5(.newGame_L(newGame_L),
 45
                 .clock(CLOCK_50),
                 .h3(h_3),
.h2(h_2),
 46
 47
                 .h1(h_1),
 48
                 .h0(h_0),
 49
                 .c3(c_3),
 50
                 .c2(c_2),
 51
                 .c1(c_1),
 52
 53
                 .c0(c_0)
 54
                 .enter_L(enter_L),
                 .reset(SW[17]),
.hMove(SW[3:0]),
.cMove(LEDR[3:0]),
 55
 56
 57
 58
                 .win(ww));
 59
 60
        // LEDG display
 61
        assign LEDG = {ww, ww, ww, ww, ww, ww, ww};
 62
 63
        // HEX display
 64
        logic [7:0] blank;
        assign blank = 8'b00000000;
 65
       SevenSegmentDisplay(.BCX0(h_3), .blank(blank), .HEX0(HEX7));
SevenSegmentDisplay(.BCX0(h_2), .blank(blank), .HEX0(HEX6));
SevenSegmentDisplay(.BCX0(h_1), .blank(blank), .HEX0(HEX5));
SevenSegmentDisplay(.BCX0(h_0), .blank(blank), .HEX0(HEX4));
 66
 67
 68
 69
```

```
Filename: 05_chipInterface.sv
```

```
Page #: 2
```

```
SevenSegmentDisplay(.BCX0(c_3), .blank(blank), .HEX0(HEX3));
SevenSegmentDisplay(.BCX0(c_2), .blank(blank), .HEX0(HEX2));
SevenSegmentDisplay(.BCX0(c_1), .blank(blank), .HEX0(HEX1));
SevenSegmentDisplay(.BCX0(c_0), .blank(blank), .HEX0(HEX0));
endmodule: chipInterface
```

```
Lab Code [15 points]
Filename: 05_testbench.sv
AndrewID: xinyew
  1 `default_nettype none
  3
    module testbench();
      logic [3:0] cMové, hMove;
logic [3:0] h3, h2, h1, h0, c3, c2, c1, c0;
  5
  6
      logic win, clock, reset, enter_L, newGame_L;
  7
  8
      task5 DUT (.*);
  9
 10
      initial begin
         $monitor($time,, "state: %30s cMove: %d hMove: %d win: %b \
 11
 12 // h3: %d h2: %d h1: %d h0: %d c3: %d c2: %d c1: %d c0: %d",
                              DUT.currState.name, cMove, hMove, win,
 13
 14
                              h3, h2, h1, h0, c3, c2, c1, c0);
 15
         // init
         clock = 0;
 16
 17
         reset = 1;
 18
         reset <= 0;
 19
 20
         forever #10 clock = ~clock;
 21
      end
 22
       initial begin
 23
 24
         // C_5
 25
         hMove <= 4'd4;
 26
         enter_L <= 1'd0;
         @(posedge clock) // #10 C_5_I
 27
         @(posedge clock) // #30 enter_L <= 1'd1;
 28
 29
 30
         @(posedge clock) // #50 C_5
 31
         hMove <= 4'd6;
 32
         @(posedge clock) // #70 C_5
 33
         enter_L <= 1'd0;
 34
         @(posedge clock) // #90 C_5_H_6_E
 35
         @(posedge clock) // #110 \overline{C}_{5}\overline{H}_{\overline{6}}E
 36
         enter_L <= 1'd1;
 37
         @(posedge clock) // #130 C_1_5_H_6
 38
 39
         enter_L <= 1'd0;
         @(posedge clock) // #150 C_1_5_H_6_I
 40
         enter_L <= 1'd1;
 41
 42
         @(posedge clock) // #170 C_1_5_H_6
 43
 44
         hMove <= 4'd9;
 45
         @(posedge clock); // #190 C_1_5_H_6
 46
         enter_L <= 1'd0;
         @(posedge clock); // #210 C_1_5_H_6_9_E enter_L <= 1'd1;
 47
 48
 49
         @(posedge clock); // #230 C_1_3_5_H_6_9
         enter_L <= 1'd0;
 50
 51
         @(posedge clock); // #250 C_1_3_5_H_6_9_I
 52
         @(posedge clock); // #270 C_1_3_5_H_6_9_I
 53
         enter_L <= 1'd1;
 54
         @(posedge clock); // #290 C_1_3_5_H_6_9
 55
         hMove <= 4'd2;
 56
         @(posedge clock); // #310 C_1_3_5_H_6_9
 57
         enter_L <= 1'd0;
         @(posedge clock); // #330 C_1_3_5_H_2_6_9_E
@(posedge clock); // #350 C_1_3_5_H_2_6_9_E
 58
 59
 60
         enter_L <= 1'd1;
         @(posedge clock); // #370 C_1_3_5_7_H_2_6_9_W
 61
         @(posedge clock); // #390 C_1_3_5_7_H_2_6_9_W
 62
 63
         newGame_L <= 1'd0;</pre>
         @(posedge clock); // #410 C_1_3_5_7_H_2_6_9_W_N @(posedge clock); // #430 C_1_3_5_7_H_2_6_9_W_N
 64
 65
         newGame_L <= 1'd1;</pre>
 66
         @(posedge clock); // #450 C_5
 67
         hMove <= 4'd6;
 68
         enter_L <= 1'd0;
 69
```

```
70
        @(posedge clock); // #470 C_5_H_6_E
 71
        enter_L <= 1'd1;
 72
        @(posedge clock); // #490 C_1_5_H_6
 73
        enter_L <= 1'd0
 74
        @(posedge clock); // #470 C_5_H_6_E
 75
        enter_L <= 1'd1
 76
        @(posedge clock); // #490 C_1_5_H_6
 77
        enter_L <= 1'd0;
 78
        @(posedge clock); // #470 C_5_H_6_E
 79
        enter_L <= 1'd1
 80
        @(posedge clock); // #490 C_1_5_H_6
 81
        enter_L <= 1'd0
 82
        @(posedge clock); // #470 C_5_H_6_E
 83
        enter_L <= 1'd1
 84
        @(posedge clock); // #490 C_1_5_H_6
 85
        enter_L <= 1'd0;
 86
        @(posedge clock); // #470 C_5_H_6_E
 87
        enter_L <= 1'd1;
 88
        @(posedge clock); // #490 C_1_5_H_6
 89
        enter_L <= 1'd0;
 90
        @(posedge clock); // #470 C_5_H_6_E
        enter_L <= 1'd1
 91
 92
        @(posedge clock); // #490 C_1_5_H_6
 93
        enter_L <= 1'd0:
 94
        @(posedge clock); // #470 C_5_H_6_E
 95
        enter_L <= 1'd1;
 96
        @(posedge clock); // #490 C_1_5_H_6
        enter_L <= 1'd0
 97
        @(posedge clock); // #470 C_5_H_6_E
 98
        enter_L <= 1'd1
 99
        @(posedge clock); // #490 C_1_5_H_6
100
101
        enter_L <= 1'd0
102
        @(posedge clock); // #470 C_5_H_6_E
103
        enter_L <= 1'd1:
104
        @(posedge clock); // #490 C_1_5_H_6
105
        enter_L <= 1'd0;
106
        @(posedge clock); // #470 C_5_H_6_E
107
        enter_L <= 1'd1;
108
        @(posedge clock); // #490 C_1_5_H_6
109
        enter_L <= 1'd0;
110
        @(posedge clock); // #470 C_5_H_6_E
111
        enter_L <= 1'd1
112
        @(posedge clock); // #490 C_1_5_H_6
113
        enter_L <= 1'd0;
114
        @(posedge clock); // #470 C_5_H_6_E
        enter_L <= 1'd1;
115
116
        @(posedge clock); // #490 C_1_5_H_6
        enter_L <= 1'd0
117
118
        @(posedge clock); // #470 C_5_H_6_E
119
        enter_L <= 1'd1
120
        @(posedge clock); // #490 C_1_5_H_6
        enter_L <= 1'd0;
121
122
        @(posedge clock); // #470 C_5_H_6_E
123
        enter_L <= 1'd1;
124
        @(posedge clock); // #490 C_1_5_H_6
125
        enter_L <= 1'd0;
126
        @(posedge clock); // #470 C_5_H_6_E
127
        enter_L <= 1'd1;
128
        @(posedge clock); // #490 C_1_5_H_6
129
        enter_L <= 1'd0
130
        @(posedge clock); // #470 C_5_H_6_E
131
        enter_L <= 1'd1;
132
        @(posedge clock); // #490 C_1_5_H_6
         enter_L <= 1'd0;
133
134
        @(posedge clock); // #470 C_5_H_6_E
135
        enter_L <= 1'd1
        @(posedge clock); // #490 C_1_5_H_6
136
137
        enter_L <= 1'd0
138
        @(posedge clock); // #470 C_5_H_6_E
139
        enter_L <= 1'd1
140
        @(posedge clock); // #490 C_1_5_H_6
```

```
141
        enter_L <= 1'd0;
142
        @(posedge clock); // #470 C_5_H_6_E
143
        enter_L <= 1'd1:
144
        @(posedge clock); // #490 C_1_5_H_6
145
        enter_L <= 1'd0;
146
        @(posedge clock); // #470 C_5_H_6_E
        enter_L <= 1'd1;
147
148
        @(posedge clock); // #490 C_1_5_H_6
149
        enter_L <= 1'd0
150
        @(posedge clock); // #470 C_5_H_6_E
151
        enter_L <= 1'd1
        @(posedge clock); // #490 C_1_5_H_6 enter_L <= 1'd0;
152
153
154
        @(posedge clock); // #470 C_5_H_6_E
155
        enter_L <= 1'd1;
156
        @(posedge clock); // #490 C_1_5_H_6
157
        enter_L <= 1'd0;
158
        @(posedge clock); // #470 C_5_H_6_E
159
        enter_L <= 1'd1;
160
        @(posedge clock); // #490 C_1_5_H_6
161
        enter_L <= 1'd0;
162
        @(posedge clock); // #470 C_5_H_6_E
163
        enter_L <= 1'd1
164
        @(posedge clock); // #490 C_1_5_H_6
165
        enter_L <= 1'd0:
166
        @(posedge clock); // #470 C_5_H_6_E
167
        enter_L <= 1'd1;
168
        @(posedge clock); // #490 C_1_5_H_6
        enter_L <= 1'd0
169
        @(posedge clock); // #470 C_5_H_6_E enter_L <= 1'd1;
170
171
172
        @(posedge clock); // #490 C_1_5_H_6
173
        enter_L <= 1'd0
174
        @(posedge clock); // #470 C_5_H_6_E
175
        enter_L <= 1'd1;
176
        @(posedge clock); // #490 C_1_5_H_6
177
        enter_L <= 1'd0;
178
        @(posedge clock); // #470 C_5_H_6_E
        enter_L <= 1'd1
179
180
        @(posedge clock); // #490 C_1_5_H_6
181
        enter_L <= 1'd0
182
        @(posedge clock); // #470 C_5_H_6_E
183
        enter_L <= 1'd1
184
        @(posedge clock); // #490 C_1_5_H_6
185
        enter_L <= 1'd0;
186
        @(posedge clock); // #470 C_5_H_6_E
187
        enter_L <= 1'd1
188
        @(posedge clock); // #490 C_1_5_H_6
        enter_L <= 1'd0
189
190
        @(posedge clock); // #470 C_5_H_6_E
191
        enter_L <= 1'd1
192
        @(posedge clock); // #490 C_1_5_H_6
193
        enter_L <= 1'd0;
194
        @(posedge clock); // #470 C_5_H_6_E
195
        enter_L <= 1'd1;
196
        @(posedge clock); // #490 C_1_5_H_6
        enter_L <= 1'd0;
197
198
        @(posedge clock); // #470 C_5_H_6_E
199
        enter_L <= 1'd1:
200
        @(posedge clock); // #490 C_1_5_H_6
201
        enter_L <= 1'd0
202
        @(posedge clock); // #470 C_5_H_6_E
203
        enter_L <= 1'd1
204
        @(posedge clock); // #490 C_1_5_H_6
205
        enter_L <= 1'd0
206
        @(posedge clock); // #470 C_5_H_6_E
        enter_L <= 1'd1
207
208
        @(posedge clock); // #490 C_1_5_H_6
209
        enter_L <= 1'd0
210
        @(posedge clock); // #470 C_5_H_6_E
211
        enter_L <= 1'd1;
```

```
@(posedge clock); // #490 C_1_5_H_6 enter_L <= 1'd0;
212
213
214
         @(posedge clock); // #470 C_5_H_6_E
215
         enter_L <= 1'd1;
216
         @(posedge clock); // #490 C_1_5_H_6
         enter_L <= 1'd0;
217
         @(posedge clock); // #470 C_5_H_6_E
218
219
         enter_L <= 1'd1;
        @(posedge clock); // #490 C_1_5_H_6
enter_L <= 1'd0;
220
221
        @(posedge clock); // #470 C_5_H_6_E
enter_L <= 1'd1;
222
223
         @(posedge clock); // #490 C_1_5_H_6
224
225
         enter_L <= 1'd0;
226
         @(posedge clock); // #470 C_5_H_6_E
227
         enter_L <= 1'd1;
228
         @(posedge clock); // #490 C_1_5_H_6
229
         #1 $finish;
230
      end
231 endmodule : testbench
```

```
Lab Code [15 points]
Filename: 05_theBigGame.sv
AndrewID: xinyew
    `default_nettype none
  2 module task5 (
       output logic [3:0] cMove,
       output logic
                             win,
  5
       output logic [3:0] h3, h2, h1, h0, c3, c2, c1, c0,
  6
       input logic [3:0] hMove,
  7
       input logic
                             clock, reset, enter_L, newGame_L);
  8
  9
       // C_1_2_H_3_4_E_I means that
 10
       // computer's move: 1, 2
       // human move: 3, 4
 11
       // enter_L pressed
 12
 13
       // this is an invalid move
       // 'W' means that computer wins
 14
       /// 'N' means that newGame_L pressed
 15
 16
       enum logic [5:0] {
                            C_5 = 6'd0
 17
                            C_5_I = 6'd1,
C_5_H_6_E = 6'd2,
C_1_5_H_6 = 6'd3,
 18
 19
 20
                              _1_5_H_6_I = 6'd4
 21
                            C_{1_{5}H_{2_{6}E}} = 6'd_{5}
 22
 23
                            C_1_5_H_3_6_E = 6'd6
 24
                            C_1_5_H_4_6_E = 6'd7
 25
                            C_1_5_H_6_7_E = 6'd8,
                            C_1_5_H_6_8_E = 6'd9
 26
                            C_1_5_H_6_9_E = 6'd10
 27
                            C_1_5_9_H_2_6_W = 6'd11,
C_1_5_9_H_2_6_W_N = 6'd12,
 28
 29
 30
                              1_5_9_H_3_6_W = 6'd13
 31
                              _1_5_9_H_3_6_W_N = 6'd14,
 32
                            C_1_5_9_H_4_6_W = 6'd15
 33
                            C_{1_{5_{9}}H_{4_{6}}W_{N}} = 6'd16,
                            C_1_5_9_H_6_7_W = 6'd17
 34
                            C_{1}_{5}_{9}H_{6}_{7}W_{N} = 6'd18,
 35
 36
                            C_1_5_9_H_6_8_W = 6'd19
                            C_1_5_9_H_6_8_W_N = 6'd20,
C_1_3_5_H_6_9 = 6'd21,
C_1_3_5_H_6_9_I = 6'd22,
 37
 38
 39
                              _1_3_5_H_2_6_9_E = 6'd23,
 40
                            C_1_3_5_H_4_6_9_E = 6'd24,
 41
 42
                            C_1_3_5_H_6_7_9_E = 6'd25,
 43
                             C_1_3_5_H_6_8_9_E = 6'd26
 44
                            C_{1_2_3_5_H_4_6_9_W} = 6'd27
 45
                            C_{1_2_3_5_H_4_6_9_W_N} = 6'd28,
                            C_1_2_3_5_H_6_7_9_W = 6'd29,
C_1_2_3_5_H_6_7_9_W_N = 6'd30,
 46
 47
 48
                               1_{2_{3_{5}}}H_{6_{8_{9}}}W = 6'd31
                              _1_2_3_5_H_6_8_9_W_N = 6'd32,
 49
                              _1_3_5_7_H_2_6_9_W = 6'd33,
 50
 51
                            C_{1_{3_{5_{7}}}}H_{2_{6_{9}}}W_{N} = 6'd34
 52
                           } currState, nextState;
 53
 54
       // next state generation
       always_comb begin
 55
 56
         unique case (currState)
 57
            C_5: begin
              if (~enter_L) begin
 58
                if (hMove != 4'd6)
 59
 60
                   nextState = C_5_I;
 61
                else
 62
                   nextState = C_5_H_6_E;
 63
              end
 64
              else
                nextState = C_5;
 65
 66
            end
           C_1_5_H_6: begin
  if (~enter_L)
 67
 68
 69
                unique case (hMove)
```

```
4'd1,
 70
                   4'd5,
 71
                   4'd6: nextState = C_1_5_H_6_I;
4'd2: nextState = C_1_5_H_2_6_E;
 72
 73
 74
                   4'd3: nextState = C_1_5_H_3_6_E;
                   4'd4: nextState = C_1_5_H_4_6_E;
 75
                   4'd7: nextState = C_1_5_H_6_7_E;
 76
 77
                   4'd8: nextState = C_1_5_H_6_8_E;
 78
                   4'd9: nextState = C_1_5_H_6_9_E;
 79
                 endcase
 80
              else
 81
                 nextState = C_1_5_H_6;
 82
            end
 83
            C_1_3_5_H_6_9:
              if (~enter_L)
 84
 85
                 unique case (hMove)
 86
                   4'd1,
                   4'd3,
 87
                   4'd5,
 88
                   4'd6,
 89
                   4'd9: nextState = C_1_3_5_H_6_9_I;
4'd2: nextState = C_1_3_5_H_2_6_9_E;
4'd4: nextState = C_1_3_5_H_4_6_9_E;
4'd7: nextState = C_1_3_5_H_6_7_9_E;
 90
 91
 92
 93
 94
                   4'd8: nextState = C_1_3_5_H_6_8_9_E;
 95
                 endcase
 96
              else
 97
                nextState = C_1_3_5_H_6_9;
 98
            C_5_H_6_E:
 99
              if (enter_L)
                 nextState = C_1_5_H_6;
100
101
              else
102
                 nextState = C_5_H_6_E;
103
            C_1_5_H_2_6_E:
104
              if (enter_L)
105
                 nextState = C_1_5_9_H_2_6_W;
106
              else
107
                nextState = C_1_5_H_2_6_E;
           C_1_5_H_3_6_E:
    if (enter_L)
108
109
                nextState = C_1_5_9_H_3_6_W;
110
111
              else
                nextState = C_1_5_H_3_6_E;
112
113
            C_1_5_H_4_6_E:
114
              if (enter_L)
                nextState = C_1_5_9_H_4_6_W;
115
116
              else
117
                 nextState = C_1_5_H_4_6_E;
118
            C_1_5_H_6_7_E:
119
              if (enter_L)
120
                 nextState = C_1_5_9_H_6_7_W;
121
              else
122
                nextState = C_1_5_H_6_7_E;
123
            C_1_5_H_6_8_E:
124
              if (enter_L)
125
                nextState = C_1_5_9_H_6_8_W;
126
              else
127
                nextState = C_1_5_H_6_8_E;
128
            C_1_5_H_6_9_E:
129
              if (enter_L)
130
                nextState = C_1_3_5_H_6_9;
131
              else
132
                nextState = C_1_5_H_6_9_E;
133
            C_1_3_5_H_2_6_9_E:
134
              if (enter_L)
135
                nextState = C_1_3_5_7_H_2_6_9_W;
136
              else
137
                 nextState = C_1_3_5_H_2_6_9_E;
            C_1_3_5_H_4_6_9_E:
if (enter_L)
138
139
140
                 nextState = C_1_2_3_5_H_4_6_9_W;
```

```
141
             else
142
               nextState = C_1_3_5_H_4_6_9_E;
           C_1_3_5_H_6_7_9_E:
if (enter_L)
143
144
145
               nextState = C_1_2_3_5_H_6_7_9_W;
146
             else
               nextState = C_1_3_5_H_6_7_9_E;
147
148
           C_1_3_5_H_6_8_9_E:
149
             if (enter_L)
150
               nextState = C_1_2_3_5_H_6_8_9_W;
151
             else
152
               nextState = C_1_3_5_H_6_8_9_E;
153
154
           C_1_5_9_H_2_6_W:
155
             if (~newGame_L)
156
               nextState = C_1_5_9_H_2_6_W_N;
157
             else
158
               nextState = C_1_5_9_H_2_6_W;
159
           C_1_5_9_H_3_6_W:
             if (~newGame_L)
160
161
               nextState = C_1_5_9_H_3_6_W_N;
162
             else
163
               nextState = C_1_5_9_H_3_6_W;
           C_1_5_9_H_4_6_W:
164
             if (~newGame_L)
165
166
               nextState = C_1_5_9_H_4_6_W_N;
167
             else
               nextState = C_1_5_9_H_4_6_W;
168
169
           C_1_5_9_H_6_7_W:
             if (~newGame_L)
170
171
               nextState = C_1_5_9_H_6_7_W_N;
172
             else
173
               nextState = C_1_5_9_H_6_7_W;
174
           C_1_5_9_H_6_8_W:
175
             if (~newGame_L)
176
               nextState = C_1_5_9_H_6_8_W_N;
             else
177
178
               nextState = C_1_5_9_H_6_8_W;
          C_1_3_5_7_H_2_6_9_W:
if (~newGame_L)
179
180
181
               nextState = C_1_3_5_7_H_2_6_9_W_N;
182
             else
               nextState = C_1_3_5_7_H_2_6_9_W;
183
184
           C_1_2_3_5_H_4_6_9_W:
185
             if (~newGame_L)
186
               nextState = C_1_2_3_5_H_4_6_9_W_N;
187
             else
               nextState = C_1_2_3_5_H_4_6_9_W;
188
           C_1_2_3_5_H_6_7_9_W:
if (~newGame_L)
189
190
191
               nextState = C_1_2_3_5_H_6_7_9_W_N;
192
             else
193
               nextState = C_1_2_3_5_H_6_7_9_W;
           C_1_2_3_5_H_6_8_9_W:
194
             if (~newGame_L)
195
196
               nextState = C_1_2_3_5_H_6_8_9_W_N;
197
             else
198
               nextState = C_1_2_3_5_H_6_8_9_W;
199
200
           C_5_I:
             if (enter_L)
201
202
               nextState = C_5;
203
             else
204
               nextState = C_5_I;
205
           C_1_5_H_6_I:
206
             if (enter_L)
               nextState = C_1_5_H_6;
207
208
             else
209
               nextState = C_1_5_H_6_I;
210
           C_1_3_5_H_6_9_I:
211
             if (enter_L)
```

```
Filename: 05_theBigGame.sv
```

```
nextState = C_1_3_5_H_6_9;
212
213
214
               nextState = C_1_3_5_H_6_9_I;
215
216
          C_1_5_9_H_2_6_W_N:
             if (newGame_L)
217
218
               nextState = C_5;
219
             else
220
               nextState = C_1_5_9_H_2_6_W_N;
221
          C_1_5_9_H_3_6_W_N:
222
             if (newGame_L)
223
               nextState = C_5;
224
             else
               nextState = C_1_5_9_H_3_6_W_N;
225
226
               5_9_H_4_6_W_N:
             if (newGame_L)
227
228
               nextState = C_5;
229
             else
230
              nextState = C_1_5_9_H_4_6_W_N;
231
          C_1_5_9_H_6_7_W_N:
             if (newGame_L)
232
233
               nextState = C_5;
234
             else
               nextState = C_1_5_9_H_6_7_W_N;
235
236
          C_1_5_9_H_6_8_W_N:
237
             if (newGame_L)
238
               nextState = C_5;
239
             else
240
               nextState = C_1_5_9_H_6_8_W_N;
          C_1_2_3_5_H_4_6_9_W_N:
241
242
             if (newGame_L)
243
               nextState = C_5;
244
             else
               nextState = C_1_2_3_5_H_4_6_9_W_N;
245
246
          C_1_2_3_5_H_6_7_9_W_N:
247
             if (newGame_L)
248
               nextState = C_5;
249
             else
250
               nextState = C_1_2_3_5_H_6_7_9_W_N;
          C_1_2_3_5_H_6_8_9_W_N:
if (newGame_L)
251
252
253
               nextState = C_5;
254
             else
255
              nextState = C_1_2_3_5_H_6_8_9_W_N;
256
          C_1_3_5_7_H_2_6_9_W_N:
257
             if (newGame_L)
258
               nextState = C_5;
259
             else
260
               nextState = C_1_3_5_7_H_2_6_9_W_N;
261
        endcase
262
      end
263
264
265
266 always_comb begin
267
        cMove = 4'b0000;
268
        win = 1'b1;
        \{c3, c2, c1, c0, h3, h2, h1, h0\} = 32'b0;
269
270
        if (currState == C_5) begin
271
          cMove = 4'h5;
          win = 0:
272
273
          c3 = 4'd5;
274
        end
275
276
        if (currState == C_5_I) begin
277
          cMove = 4'h5;
278
          win = 0;
279
          c3 = 4'd5;
280
281
282
        if (currState == C_5_H_6_E) begin
```

```
Filename: 05_theBigGame.sv
283
          cMove = 4'h5;
284
          win = 0;
285
          c3 = 4'd5;
286
        end
287
        if (currState == C_1_5_H_6) begin
288
289
          cMove = 4'h1;
290
          win = 0;
291
          c3 = 4'd1;
292
          c2 = 4'd5;
293
          h3 = 4'd6;
294
        end
295
296
        if (currState == C_1_5_H_6_I) begin
297
          cMove = 4'h1;
298
          win = 0;
299
          c3 = 4'd1;
          c2 = 4'd5;
300
          h3 = 4'd6;
301
302
        end
303
304
        if (currState == C_1_5_H_2_6_E) begin
305
          cMove = 4'h1;
306
307
          win = 0;
308
          c3 = 4'd1;
          c2 = 4'd5;
309
          h3 = 4'd6;
310
311
        end
312
        if (currState == C_1_5_H_3_6_E) begin
313
          cMove = 4'h1;
          win = 0;
314
          c3 = 4'd1;
315
          c2 = 4'd5;
316
317
          h3 = 4'd6;
318
        if (currState == C_1_5_H_4_6_E) begin
319
320
          cMove = 4'h1;
321
          win = 0;
          c3 = 4'd1;
322
          c2 = 4'd5;
323
324
          h3 = 4'd6;
325
        end
326
        if (currState == C_1_5_H_6_7_E) begin
327
          cMove = 4'h1;
328
          win = 0;
329
          c3 = 4'd1;
          c2 = 4'd5;
330
          h3 = 4'd6;
331
332
        if (currState == C_1_5_H_6_8_E) begin
333
          cMove = 4'h1;
334
335
          win = 0;
336
          c3 = 4'd1;
          c2 = 4'd5;
337
          h3 = 4'd6;
338
339
        end
340
        if (currState == C_1_5_H_6_9_E) begin
341
          cMove = 4'h1;
342
          win = 0;
          c3 = 4'd1;
343
344
          c2 = 4'd5:
345
          h3 = 4'd6;
346
        end
347
348
349
        if (currState == C_1_5_9_H_2_6_W) begin
350
          cMove = 4'h7;
351
          win = 1;
          c3 = 4'd1;
352
          c2 = 4'd5;
353
```

```
Filename: 05_theBigGame.sv
354
          c1 = 4'd9;
355
          h3 = 4'd2;
356
          h2 = 4'd6;
357
        end
358
        if (currState == C_1_5_9_H_2_6_W_N) begin
359
          cMove = 4'h9;
360
          win = 1;
361
          c3 = 4'd1;
          c2 = 4'd5;
362
          c1 = 4'd9;
363
364
          h3 = 4'd2;
365
          h2 = 4'd6;
366
        end
367
        if (currState == C_1_5_9_H_3_6_W) begin
368
369
          cMove = 4'h9;
370
          win = 1;
          c3 = 4'd1;
371
          c2 = 4'd5;
372
          c1 = 4'd7;
373
          h3 = 4'd3;
374
375
          h2 = 4'd6;
376
        end
377
        if (currState == C_1_5_9_H_3_6_W_N) begin
378
          cMove = 4'h9;
379
          win = 1;
          c3 = 4'd1;
380
          c2 = 4'd5;
381
          c1 = 4'd9;
382
383
          h3 = 4'd3;
          h2 = 4'd6;
384
385
        end
386
387
        if (currState == C_1_5_9_H_4_6_W) begin
388
          cMove = 4'h9;
389
          win = 1;
390
          c3 = 4'd1;
          c2 = 4'd5;
391
          c1 = 4'd9;
392
          h3 = 4'd4;
393
          h2 = 4'd6;
394
395
        end
396
        if (currState == C_1_5_9_H_4_6_W_N) begin
397
          cMove = 4'h9;
398
          win = 1;
          c3 = 4'd1;
399
          c2 = 4'd5;
400
401
          c1 = 4'd9;
          h3 = 4'd4;
402
403
          h2 = 4'd6;
404
        end
405
406
        if (currState == C_1_5_9_H_6_7_W) begin
407
          cMove = 4'h9;
408
          win = 1;
409
          c3 = 4'd1;
          c2 = 4'd5;
410
411
          c1 = 4'd9;
412
          h3 = 4'd6;
          h2 = 4'd7;
413
414
        end
415
        if (currState == C_1_5_9_H_6_7_W_N) begin
416
          cMove = 4'h9;
417
          win = 1;
          c3 = 4'd1;
418
          c2 = 4'd5;
419
          c1 = 4'd9;
420
421
          h3 = 4'd6;
422
          h2 = 4'd7;
423
        end
424
```

```
Filename: 05_theBigGame.sv
425
426
427
        if (currState == C_1_5_9_H_6_8_W) begin
428
          cMove = 4'h9;
429
          win = 1;
430
          c3 = 4'd1;
          c2 = 4'd5;
431
          c1 = 4'd9;
432
          h3 = 4'd6;
433
434
          h2 = 4'd8;
435
        end
436
        if (currState == C_1_5_9_H_6_8_W_N) begin
          cMove = 4'h9;
437
          win = 1;
438
439
          c3 = 4'd1;
          c2 = 4'd5;
440
          c1 = 4'd9;
441
          h3 = 4'd6;
442
443
          h2 = 4'd8;
444
        end
445
446
        if (currState == C_1_3_5_H_6_9) begin
447
448
          cMove = 4'h3;
449
          win = 0;
450
          c3 = 4'd1;
          c2 = 4'd3;
451
          c1 = 4'd5;
452
          h3 = 4'd6;
453
454
          h2 = 4'd9;
455
        end
456
        if (currState == C_1_3_5_H_6_9_I) begin
457
          cMove = 4'h3;
458
          win = 0;
459
          c3 = 4'd1;
          c2 = 4'd3;
460
          c1 = 4'd5;
461
          h3 = 4'd6;
462
          h2 = 4'd9;
463
464
        end
465
        if (currState == C_1_3_5_H_2_6_9_E) begin
466
467
          cMove = 4'h3;
468
          win = 0;
          c3 = 4'd1;
469
          c2 = 4'd3;
470
          c1 = 4'd5;
471
          h3 = 4'd6;
472
473
          h2 = 4'd9;
474
        end
475
476
        if (currState == C_1_3_5_H_4_6_9_E) begin
477
          cMove = 4'h3;
478
          win = 0;
          c3 = 4'd1;
479
          c2 = 4'd3;
480
          c1 = 4'd5;
481
482
          h3 = 4'd6;
483
          h2 = 4'd9;
484
        end
485
        if (currState == C_1_3_5_H_6_7_9_E) begin
486
487
          cMove = 4'h3;
          win = 0;
488
489
          c3 = 4'd1;
          c2 = 4'd3;
490
          c1 = 4'd5;
491
492
          h3 = 4'd6;
          h2 = 4'd9;
493
494
        end
495
```

```
Filename: 05_theBigGame.sv
496
        if (currState == C_1_3_5_H_6_8_9_E) begin
497
          cMove = 4'h3;
498
          win = 0;
499
          c3 = 4'd1;
          c2 = 4'd3;
500
          c1 = 4'd5;
501
          h3 = 4'd6;
502
          h2 = 4'd9;
503
504
        end
505
506
        if (currState == C_1_2_3_5_H_4_6_9_W) begin
507
          cMove = 4'h2;
508
          win = 1:
          c3 = 4'd1;
509
          c2 = 4'd2;
510
          c1 = 4'd3;
511
          c0 = 4'd5;
512
          h3 = 4'd4;
513
          h2 = 4'd6;
514
515
          h1 = 4'd9;
516
        end
517
518
        if (currState == C_1_2_3_5_H_4_6_9_W_N) begin
519
          cMove = 4'h2;
520
          win = 1;
          c3 = 4'd1;
521
          c2 = 4'd2;
522
          c1 = 4'd3;
523
          c0 = 4'd5;
524
          h3 = 4'd4;
525
          h2 = 4'd6;
526
          h1 = 4'd9;
527
528
        end
529
530
        if (currState == C_1_2_3_5_H_6_7_9_W) begin
531
          cMove = 4'h2;
532
          win = 1;
          c3 = 4'd1;
533
          c2 = 4'd2;
534
          c1 = 4'd3;
535
          c0 = 4'd5;
536
537
          h3 = 4'd6;
538
          h2 = 4'd7;
539
          h1 = 4'd9;
540
        end
541
542
        if (currState == C_1_2_3_5_H_6_7_9_W_N) begin
543
          cMove = 4'h2;
544
          win = 1;
          c3 = 4'd1;
545
          c2 = 4'd2;
546
          c1 = 4'd3;
547
548
          c0 = 4'd5;
          h3 = 4'd6;
549
          h2 = 4'd7;
550
          h1 = 4'd9;
551
552
553
        end
554
555
        if (currState == C_1_2_3_5_H_6_8_9_W) begin
556
          cMove = 4'h2;
          win = 1;
557
558
          c3 = 4'd1;
          c2 = 4'd2;
559
          c1 = 4'd3;
560
          c0 = 4'd5;
561
          h3 = 4'd6;
562
563
          h2 = 4'd8;
          h1 = 4'd9;
564
565
        end
566
```

```
Filename: 05_theBigGame.sv
567
        if (currState == C_1_2_3_5_H_6_8_9_W_N) begin
568
          cMove = 4'h2;
569
          win = 1;
          c3 = 4'd1;
570
571
          c2 = 4'd2;
          c1 = 4'd3;
572
          c0 = 4'd5;
573
          h3 = 4'd6;
574
          h2 = 4'd8;
h1 = 4'd9;
575
576
577
578
        end
579
580
        if (currState == C_1_3_5_7_H_2_6_9_W) begin
581
          cMove = 4'h7;
582
          win = 1;
583
          c3 = 4'd1;
          c2 = 4'd3;
584
585
          c1 = 4'd5;
          c0 = 4'd7;
586
          h3 = 4'd2;
587
588
          h2 = 4'd6;
          h1 = 4'd9;
589
590
        end
591
592
        if (currState == C_1_3_5_7_H_2_6_9_W_N) begin
593
          cMove = 4'h7;
594
          win = 1;
595
          c3 = 4'd1;
          c2 = 4'd3;
596
          c1 = 4'd5;
597
          c0 = 4'd7;
598
          h3 = 4'd2;
599
          h2 = 4'd6;
600
601
          h1 = 4'd9;
602
        end
603
      end
604
      // register
always_ff @(posedge clock, posedge reset)
605
606
        if (reset)
607
```

currState <= C_5;</pre>

currState <= nextState;</pre>

608

609

610

611

613

else

612 endmodule: task5