```
Lab Code [15 points]
Filename: 01_struc.sv
AndrewID: xinyew
    `default_nettype none
  2
  3
    module dFlipFlop(
      output logic q,
  5
      input logic d, clock, reset);
  6
  7
      always_ff @(posedge clock)
  8
        if (reset == 1'b1)
  9
          q \le 0;
 10
        else
          q \le d;
 11
 12
 13 endmodule : dFlipFlop
 14
 15 //
 16 //
                    Q2
                        Q1
                            Q0
                                    desciption
 17 //
 18 //
         State1
                     0
                         0
                             0
                                    computer #5:
                                    computer #1, #5;
 19
         State2
                     0
                         0
                              1
                                    computer #1, #5, #9;
 20 //
         State3
                     0
                         1
                             0
                                    computer #1, #3, #5;
 21 //
         State4
                     0
                         1
                             1
                                                              win
                                    computer #1, #2, #3, #7; win
 22 //
                             0
         State5
                     1
                         0
 23 //
                                    computer #1, #3, #5, #7; win
         State6
 24 //
 25
 26 module myExplicitFSM(
 27
      output logic [3:0] cMove,
                          win,
 28
      output logic
      output logic
 29
                          q0, q1, q2,
 30
             logic [3:0] hMove,
      input
 31
            logic
      input
                          clock, reset);
 32
 33
      logic d0, d1, d2;
 34
 35
      // flip-flops instantiation
      dFlipFlop ff0(.d(d0),
 36
 37
                     .q(q0)
                     .clock(clock)
 38
 39
                     .reset(reset)),
                 ff1(.d(d1),
 40
                     .q(q1)
 41
 42
                     .clock(clock)
 43
                     .reset(reset)),
                 ff2(.d(d2),
 44
 45
                     .q(q2)
 46
                     .clock(clock)
 47
                     .reset(reset));
 48
 49
      // next state generation
      assign d2 = ((~q2) & q1 & q0 & (~hMove[3]) & (~hMove[2]) & hMove[1] & (~hMo...
 50
Line length of 87 (max is 80)
 51
                   ((~q2) & q1 & q0 & (~hMove[3]) & (~hMove[2]) & hMove[1] & (~hMo...
Line length of 86
                   (max is 80)
 52
                   ((~q2) & q1 & q0 & (~hMove[3]) & hMove[2] & hMove[1] & hMove[0]) |
                   ((~q2) & q1 & q0 & hMove[3] & (~hMove[2]) & (~hMove[1]) & (~hMo...
 53
Line length of 86 (max is 80)
 54
 55
                   (q2 & (~q1) & (~q0) & (~hMove[3]) & (~hMove[2]) & (~hMove[1]) &...
                   (max is 80)
Line length of 89
 56
                   (q2 & (~q1) & (~q0) & (~hMove[3]) & (~hMove[2]) & hMove[1] & (~...
                   (max is 80)
Line length of 89
                   (q2 & (~q1) & (~q0) & (~hMove[3]) & (~hMove[2]) & hMove[1] & hM...
 57
Line length of 86
                   (max is 80)
                   (q2 & (~q1) & (~q0) & (~hMove[3]) & hMove[2] & (~hMove[1]) & (~...
 58
Line length of 89
                   (max is 80)
                   (q2 & (~q1) & (~q0) & (~hMove[3]) & hMove[2] & (~hMove[1]) & hM...
 59
Line length of 86
                   (max is 80)
                    (q2 & (~q1)
                               & (~q0) & (~hMove[3]) & hMove[2] & hMove[1] & (~hMo...
Line length of 86 (max is 80)
```

```
(q2 & (~q1) & (~q0) & (~hMove[3]) & hMove[2] & hMove[1] & hMove...
Line length of 83
                   (max is 80)
                   (q2 & (~q1)
                               & (~q0) & hMove[3] & (~hMove[2]) & (~hMove[1]) & (~...
                   (max is 80)
Line length of 89
 63
                   (q2 & (~q1) & (~q0) & hMove[3] & (~hMove[2]) & (~hMove[1]) & hM...
Line length of 86
                   (max is 80)
 64
                   (q2 & (~q1) & q0 & (~hMove[3]) & (~hMove[2]) & (~hMove[1]) & hM...
 65
Line length of 86 (max is 80)
                   (q2 & (~q1) & q0 & (~hMove[3]) & (~hMove[2]) & hMove[1] & (~hMo...
Line length of 86
                   (max is 80)
                   [q2 & (~q1)
                               & q0 & (~hMove[3]) & (~hMove[2]) & hMove[1] & hMove...
Line length of 83
                   (max is 80)
                   (q2 & (~q1)
                               & q0 & (~hMove[3]) & hMove[2] & (~hMove[1]) & (~hMo...
 68
                   (max is 80)
Line length of 86
 69
                   (q2 & (~q1)
                               & q0 & (~hMove[3]) & hMove[2] & (~hMove[1]) & hMove...
Line length of 83
                   (max is 80)
                               & q0 & (~hMove[3]) & hMove[2] & hMove[1] & (~hMove[...
 70
                   (q2 & (~q1)
                   (max is 80)
Line length of 83
 71
                   (q2 & (~q1) & q0 & (~hMove[3]) & hMove[2] & hMove[1] & hMove[0]) |
 72
                         (~q1)
                               & q0 & hMove[3] & (~hMove[2]) & (~hMove[1]) & (~hMo...
                   (q2 &
Line length of 86
                   (max is 80)
 73
                   (q2 & (~q1) & q0 & hMove[3] & (~hMove[2]) & (~hMove[1]) & hMove...
Line length of 82
                   (max is 80)
 74
 75
      assign d1 = ((\sim q2) \& (\sim q1) \& q0 \& (\sim hMove[3]) \& (\sim hMove[2]) \& hMove[1] \& (\sim ...
Line length of 89
                   (max is 80)
                    (~q2) & (~q1) & q0 & (~hMove[3]) & (~hMove[2]) & hMove[1] & hM...
 76
Line length of 86
                   (max is 80)
                   ((~q2) & (~q1) & q0 & (~hMove[3]) & hMove[2] & (~hMove[1]) & (~...
Line length of 89
                   (max is 80)
                    (~q2) & (~q1) & q0 & (~hMove[3]) & hMove[2] & hMove[1] & hMove...
 78
                   (max is 80)
Line length of 83
                   ((~q2) & (~q1) & q0 & hMove[3] & (~hMove[2]) & (~hMove[1]) & (~...
 79
Line length of 89
                   (max is 80)
                    (~q2) & (~q1) & q0 & hMove[3] & (~hMove[2]) & (~hMove[1]) & hM...
 80
Line length of 86
                   (max is 80)
81
                   ((~q2) & q1 & (~q0) & (~hMove[3]) & (~hMove[2]) & (~hMove[1]) &...
 82
Line length of 89
                   (max is 80)
                   ((~q2) & q1 & (~q0) & (~hMove[3]) & (~hMove[2]) & hMove[1] & (~...
Line length of 89
                   (max is 80)
 84
                   ((~q2) & q1 & (~q0) & (~hMove[3]) & (~hMove[2]) & hMove[1] & hM...
Line length of 86
                   (max is 80)
                   ((~q2) & q1 & (~q0) & (~hMove[3]) & hMove[2] & (~hMove[1]) & (~...
 85
Line length of 89
                   (max is 80)
                   ((~q2) & q1 & (~q0) & (~hMove[3]) & hMove[2] & (~hMove[1]) & hM...
86
                   (max is 80)
Line length of 86
                    (~q2) & q1 & (~q0) & (~hMove[3]) & hMove[2] & hMove[1] & (~hMo...
 87
Line length of 86
                   (max is 80)
                    (~q2) & q1 & (~q0) & (~hMove[3]) & hMove[2] & hMove[1] & hMove...
 88
Line length of 83
                   (max is 80)
 89
                   ((~q2) & q1 & (~q0) & q0 & hMove[3] & (~hMove[2]) & (~hMove[1])...
Line length of 94
                   (max is 80)
                   ((~q2) & q1 & (~q0) & hMove[3] & (~hMove[2]) & (~hMove[1]) & hM...
 90
Line length of 86 (max is 80)
 91
 92
                   ((~q2) & q1 & q0 & (~hMove[3]) & (~hMove[2]) & (~hMove[1]) & hM...
Line length of 86
                   (max is 80)
                    (~q2) & q1 & q0 & (~hMove[3]) & (~hMove[2]) & hMove[1] & hMove...
Line length of 83
                   (max is 80)
 94
                   ((~q2) & q1 & q0 & (~hMove[3]) & hMove[2] & (~hMove[1]) & hMove...
Line length of 83
                   (max is 80)
                   ((~q2) & q1 & q0 & (~hMove[3]) & hMove[2] & hMove[1] & (~hMove[...
 95
Line length of 83
                   (max is 80)
                    (~q2) & q1 & q0 & hMove[3] & (~hMove[2]) & (~hMove[1]) & hMove...
96
Line length of 82 (max is 80)
 97
 98
      assign d0 = ((\sim q2) \& (\sim q1) \& (\sim q0) \& (\sim hMove[3]) \& hMove[2] \& hMove[1] \& (\sim...
Line length of 89 (max is 80)
 99
```

```
Filename: 01_struc.sv
                                                                             Page #: 3
                   ((~q2) & (~q1) & q0 & (~hMove[3]) & (~hMove[2]) & (~hMove[1]) &...
Line length of 89
                  (max is 80)
                   (~q2) & (~q1) & q0 & (~hMove[3]) & hMove[2] & (~hMove[1]) & hM...
101
                  (max is 80)
Line length of 86
102
                   ((~q2) & (~q1) & q0 & (~hMove[3]) & (~hMove[2]) & (~hMove[1]) &...
Line length of 89 (max is 80)
103
104
                   ((~q2) & q1 & q0 & (~hMove[3]) & (~hMove[2]) & (~hMove[1]) & hM...
105
Line length of 86
                  (max is 80)
106
                   ((~q2) & q1 & q0 & (~hMove[3]) & (~hMove[2]) & hMove[1] & (~hMo...
Line length of 86
                  (max is 80)
                   (~q2) & q1 & q0 & (~hMove[3]) & (~hMove[2]) & hMove[1] & hMove...
107
                  (max is 80)
Line length of 83
                   ((~q2) & q1 & q0 & (~hMove[3]) & hMove[2] & (~hMove[1]) & hMove...
108
Line length of 83
                  (max is 80)
109
                   ((~q2) & q1 & q0 & (~hMove[3]) & hMove[2] & hMove[1] & (~hMove[...
                  (max is 80)
Line length of 83
                   ((~q2) & q1 & q0 & hMove[3] & (~hMove[2]) & (~hMove[1]) & hMove...
110
Line length of 83
                  (max is 80)
111
112
                   (q2 & (~q1) & q0 & (~hMove[3]) & (~hMove[2]) & (~hMove[1]) & hM...
Line length of 86
                  (max is 80)
                   (q2 & (~q1) & q0 & (~hMove[3]) & (~hMove[2]) & hMove[1] & (~hMo...
113
Line length of 86
                  (max is 80)
114
                   (q2 & (~q1) & q0 & (~hMove[3]) & (~hMove[2]) & hMove[1] & hMove...
Line length of 83
                  (max is 80)
                   (q2 & (~q1) & q0 & (~hMove[3]) & hMove[2] & (~hMove[1]) & (~hMo...
115
Line length of 86
                  (max is 80)
                   (q2 & (~q1) & q0 & (~hMove[3]) & hMove[2] & (~hMove[1]) & hMove...
116
                  (max is 80)
Line length of 83
                   (q2 & (~q1) & q0 & (~hMove[3]) & hMove[2] & hMove[1] & (~hMove[...
117
                  (max is 80)
Line length of 83
                   (q2 & (~q1) & q0 & (~hMove[3]) & hMove[2] & hMove[1] & hMove[0]) |
118
119
                   (q2 & (~q1) & q0 & q0 & hMove[3] & (~hMove[2]) & (~hMove[1]) & ...
Line length of 91
                  (max is 80)
                   (q2 & (~q1) & q0 & hMove[3] & (~hMove[2]) & (~hMove[1]) & hMove...
120
Line length of 82 (max is 80)
121
      // output logic generation
122
      assign cMove[3] = (~q2) & q1 & (~q0);
123
124
125
      assign cMove[2] = ((~q2) & (~q1) & (~q0)) |
126
                         (q2 & (~q1) & q0);
127
      assign cMove[1] = ((~q2) & q1 & q0)
128
129
                         (q2 & (~q1) & (~q0)) |
```

(q2 & (~q1) & q0);

((~q2) & (~q1) & q0)

((~q2) & q1 & (~q0))

((~q2) & q1 & q0) | (q2 & (~q1) & q0);

assign $cMove[0] = ((\sim q2) \& (\sim q1) \& (\sim q0))$

(q2 & (~q1) & (~q0))

(q2 & (~q1) & q0);

assign win = ((~q2) & q1 & (~q0))

142 endmodule : myExplicitFSM

130 131 132

133

134 135

136 137 138

139

140

141

143

```
Lab Code [15 points]
Filename: 01_testbench.sv
AndrewID: xinyew
  1 `default_nettype none
  2
  3
   module testBench();
         logic w1, w2, w3, w4, w5, w6;
  5
         logic [3:0] w7, w8;
  6
         myExplicitFSM dut1(.clock(w1),
  7
                              .reset(w2),
  8
                              .q1(w3),
  9
                              .q2(w4),
 10
                              .q0(w5)
 11
                              .win(w6)
 12
                              .cMove(w7)
 13
                              .hMove(w8));
 14
         myFSM_test dut2(.clock(w1),
 15
                              .reset(w2),
                              .q1(w3),
 16
                              .q2(w4),
 17
                              .q0(w5),
 18
 19
                              .win(w6)
 20
                              .cMove(w7)
 21
                              .hMove(w8));
 22
 23 endmodule : testBench
 24
 25
 26 module myFSM_test(
 27
         input logic [3:0] cMove,
        input logic win,
input logic q2, q1, q0,
output logic [3:0] hMove,
 28
 29
 30
 31
         output logic clock, reset);
 32
 33
 34
         initial begin
 35
 36
             clock = 0;
             forever #5 clock = ~clock;
 37
 38
         end
 39
 40
         initial begin
             $monitor($time,, "state=%b, cMove=%d, hMove=%d, win=%b",
 41
                        \{q2, q1, q0\}, cMove, hMove, win);
 42
 43
             // initialize values
             hMove <= 4'hF;
 44
 45
             reset <= 1'b1;
 46
 47
             // reset the FSM
             @(posedge clock); // wait for a positive clock edge
 48
             @(posedge clock); // one edge is enough, but what the heck
 49
             @(posedge clock);
 50
 51
             @(posedge clock); // begin cycle 0 reset <= 1'b0; // release the reset
 52
 53
 54
 55
 56
             // start an example sequence -- not meaningful for the lab
             hMove <= 4'h6; // these changes are after the clock edge
 57
                               // which means the state change happens
 58
                               // AFTER the next clock edge
 59
 60
             @(posedge clock); // begin cycle 1
             hMove <= 4'h1;
 61
 62
 63
 64
             // reset the FSM
             @(posedge clock);
 65
 66
             @(posedge clock);
 67
             @(posedge clock);
 68
 69
             reset <= 1'b1;
```

```
Filename: 01_testbench.sv
            @(posedge clock);
 71
            reset <= 1'b0;
 72
             //start
 73
            hMove <= 4'h6;
 74
            @(posedge clock); // 2-7 TEST
            hMove <= 4'h9;
 75
 76
            @(posedge clock);
 77
            hMove <= 4'h2;
 78
 79
 80
            // reset the FSM
 81
            @(posedge clock);
 82
            @(posedge clock);
 83
            @(posedge clock);
 84
 85
            reset <= 1'b1;
 86
            @(posedge clock);
 87
            reset <= 1'b0;
 88
             //start
 89
            hMove <= 4'h6;
 90
            @(posedge clock); // 7-2 TEST
 91
            hMove <= 4'h9;
 92
            @(posedge clock);
 93
            hMove <= 4'h7;
 94
 95
 96
            // reset the FSM
 97
            @(posedge clock);
 98
            @(posedge clock);
 99
            @(posedge clock);
100
            reset <= 1'b1;
101
102
            @(posedge clock);
103
            reset <= 1'b0;
104
             //start
            hMove <= 4'h6;
105
106
            @(posedge clock); // not 9 test
107
            hMove <= 4'h5;
108
109
110
            // reset the FSM
111
            @(posedge clock);
112
            @(posedge clock);
113
            @(posedge clock);
114
115
            reset <= 1'b1;
116
            @(posedge clock);
            reset <= 1'b0;
117
118
             //start
119
            hMove <= 4'h6;
120
            @(posedge clock); // not 7-2 test
            hMove <= 4'h9;
121
            @(posedge clock);
122
123
            hMove <= 4'h4;
124
125
126
            // reset the FSM
127
            @(posedge clock);
128
            @(posedge clock);
129
            @(posedge clock);
130
131
            reset <= 1'b1;
132
            @(posedge clock);
133
            reset <= 1'b0;
134
            //start
            hMove <= 4'h4; // not 6 test
135
```

@(posedge clock); // not

// reset the FSM

@(posedge clock);

@(posedge clock);

136 137 138

139

140

```
Filename: 01_testbench.sv
            @(posedge clock);
141
142
            reset <= 1'b1;
143
            @(posedge clock);
144
            reset <= 1'b0;
145
             //start
146
            hMove <= 4'h4;
                            // not 6 test
147
            @(posedge clock); // not
148
149
150
            // reset the FSM
151
152
            @(posedge clock);
153
            @(posedge clock);
154
            @(posedge clock);
155
            reset <= 1'b1;
156
            @(posedge clock);
157
            reset <= 1'b0;
158
             //start
159
            hMove <= 4'h6;
            @(posedge clock); // not 7-2 test
160
161
            hMove <= 4'h9;
            @(posedge clock);
162
163
            hMove <= 4'h4;
164
165
166
            // reset the FSM
            @(posedge clock);
167
168
            @(posedge clock);
169
            @(posedge clock);
170
            reset <= 1'b1;
171
            @(posedge clock);
            reset <= 1'b0;
172
173
             //start
174
            hMove <= 4'h6;
175
            @(posedge clock); // not 7-2 test
176
            hMove <= 4'h9;
177
            @(posedge clock);
178
            hMove <= 4'h4;
179
180
181
            // reset the FSM
182
            @(posedge clock);
183
            @(posedge clock);
184
            @(posedge clock);
185
            reset <= 1'b1;
186
            @(posedge clock);
187
            reset <= 1'b0;
188
             //start
            hMove <= 4'h2;
189
190
            @(posedge clock); // not 7-2 test
            hMove <= 4'h3:
191
            @(posedge clock);
192
193
            hMove <= 4'h9;
194
195
196
            // reset the FSM
197
            @(posedge clock);
198
            @(posedge clock);
199
            @(posedge clock);
200
            reset <= 1'b1;
201
            @(posedge clock);
202
            reset <= 1'b0;
203
             //start
            hMove <= 4'h6;
204
            @(posedge clock); // not 7-2 test
205
206
            hMove <= 4'h9;
207
            @(posedge clock);
208
            hMove <= 4'h4;
209
210
             // reset the FSM
211
            @(posedge clock);
```

```
Filename: 01_testbench.sv
            @(posedge clock);
212
213
            @(posedge clock);
214
            reset <= 1'b1:
215
            @(posedge clock);
            reset <= 1'b0;
216
             //start
217
218
            hMove <= 4'h6;
            @(posedge clock); // not 7-2 test
219
220
            hMove <= 4'h9:
221
            @(posedge clock);
222
            hMove <= 4'h3;
223
             @(posedge clock);
224
            hMove <= 4'h4;
225
226
                     // reset the FSM
227
            @(posedge clock);
228
            @(posedge clock);
229
            @(posedge clock);
230
            reset <= 1'b1;
231
            @(posedge clock);
232
            reset <= 1'b0;
233
             //start
            hMove <= 4'h6;
234
            @(posedge clock); // not 7-2 test
235
236
            hMove <= 4'h9;
237
            @(posedge clock);
238
            hMove <= 4'h3:
239
            @(posedge clock);
240
            hMove <= 4'h8;
241
            @(posedge clock);
242
243
             // reset the FSM
244
            @(posedge clock);
245
            @(posedge clock);
246
            @(posedge clock);
247
            reset <= 1'b1;
248
            @(posedge clock);
249
            reset <= 1'b0;
250
             //start
251
            hMove <= 4'h6;
252
            @(posedge clock); // not 7-2 test
253
            hMove <= 4'h9:
254
            @(posedge clock);
255
            hMove <= 4'h3;
256
             @(posedge clock);
257
            hMove <= 4'h7:
258
            @(posedge clock);
259
            hMove <= 4'h4:
            @(posedge clock);
260
261
262
263
             // reset the FSM
264
            @(posedge clock);
265
            @(posedge clock);
266
            @(posedge clock);
267
            reset <= 1'b1;
268
            @(posedge clock);
269
            reset <= 1'b0;
270
             //start
            hMove <= 4'h6;
271
            @(posedge clock); // not 7-2 test
272
273
            hMove <= 4'h9;
274
             @(posedge clock);
```

hMove <= 4'h3;

hMove <= 4'h2:

hMove <= 4'h4;

@(posedge clock);

@(posedge clock);

@(posedge clock);

@(posedge clock);

275

276

277

278

279

280

281 282

```
Lab Code [15 points]
Filename: 02_abstract.sv
AndrewID: xinyew
   `default_nettype none
  2
  3
   module myAbstractFSM (
      output logic [3:0] cMove,
  5
      output logic
                          win,
  6
             logic [3:0] hMove,
      input
  7
      input logic
                          clock, reset);
  8
  9
      enum logic [2:0] {S0 = 3'b000, S1 = 3'b001,
                         S2 = 3'b010, S3 = 3'b011,
S4 = 3'b100, S5 = 3'b101} currState, nextState;
 10
 11
 12
 13
      // next state generation
 14
      always_comb
 15
        unique case (currState)
          S0:
 16
 17
            nextState = (hMove == 4'h6) ? S1 : S0;
 18
          S1: begin
 19
           if (hMove == 4'h1 || hMove == 4'h5 || hMove == 4'h6)
Line contains tabs (each tab replaced by 2 spaces in this print)
 20
            nextState = S1;
Line contains tabs (each tab replaced by 2 spaces in this print)
 21
          else
Line contains tabs (each tab replaced by 2 spaces in this print)
               nextState = (hMove == 4'h9) ? S3 : S2;
 22
 23
          end
Line contains tabs (each tab replaced by 2 spaces in this print)
          S2:
 25
            nextState = S2;
 26
          S3: begin
          if (hMove == 4'h1 || hMove == 4'h4 || hMove == 4'h5 || hMove == 4'h6 || h...
 27
Line length of 90 (max is 80)
Line contains tabs (each tab replaced by 2 spaces in this print)
 28
            nextState = S3;
Line contains tabs (each tab replaced by 2 spaces in this print)
 29
          else
Line contains tabs (each tab replaced by 2 spaces in this print)
               nextState = (hMove == 4'h2) ? $5 : $4;
 30
 31
          end
 32
          S4:
 33
            nextState = S4;
 34
          S5:
 35
            nextState = S5;
 36
        endcase
 37
 38
 39
      // output generation
 40
      always_comb begin
       cMove = 4'b0000;
 41
Line contains tabs (each tab replaced by 2 spaces in this print)
42
       win = 1'b1;
Line contains tabs (each tab replaced by 2 spaces in this print)
 43
        if (currState == S0) begin
44
          cMove = 4'h5;
 45
          win = 0;
 46
        end
 47
        if (currState == S1) begin
          cMove = 4'h1;
 48
          win = 0;
 49
 50
        end
 51
        if (currState == S2) begin
 52
          cMove = 4'h9;
 53
          win = 1;
 54
        end
 55
        if (currState == S3) begin
 56
          cMove = 4'h3;
 57
          win = 0;
 58
        end
 59
        if (currState == S4) begin
```

```
Filename: 02_abstract.sv
           cMove = 4'h2;
win = 1;
 61
 62
         end
 63
         if (currState == S5) begin
 64
           cMove = 4'h7;
           win = 1;
 65
 66
         end
 67
       end
 68
      // register
always_ff @(posedge clock)
  if (reset)
 69
 70
 71
 72
           currState <= S0;
         else
 73
```

currState <= nextState;</pre>

76 endmodule: myAbstractFSM

74

75

```
Lab Code [15 points]
Filename: 03_testbench.sv
AndrewID: xinyew
  1 `default_nettype none
  3 module testBench();
        logic [3:0] cMove, hMove;
  5
        logic clock, reset, win;
  6
        myAbstractFSM dut1(.clock(clock),
  7
                             .reset(reset),
  8
                             .win(win),
  9
                             .cMove(cMove)
 10
                             .hMove(hMove));
 11
 12
        initial begin
 13
             clock = 0;
 14
             forever #5 clock = ~clock;
 15
        end
 16
        initial begin
 17
             $monitor($time,, "state=%s, cMove=%d, hMove=%d, win=%b",
 18
 19
                      dut1.currState.name, cMove, hMove, win);
 20
             // initialize values
             hMove <= 4'hF;
 21
             reset <= 1'b1;
 22
 23
 24
             // reset the FSM
             @(posedge clock); // wait for a positive clock edge
 25
             @(posedge clock); // one edge is enough, but what the heck
 26
 27
             @(posedge clock);
 28
             @(posedge clock); // begin cycle 0 reset <= 1'b0; // release the reset
 29
 30
 31
 32
 33
             // start an example sequence -- not meaningful for the lab
 34
             hMove <= 4'h6; // these changes are after the clock edge
 35
                              // which means the state change happens
                              // AFTER the next clock edge
 36
 37
             @(posedge clock); // begin cycle 1
 38
             hMove <= 4'h1;
 39
 40
             // reset the FSM
 41
 42
             @(posedge clock);
 43
             @(posedge clock);
 44
             @(posedge clock);
 45
 46
             reset <= 1'b1;
 47
             @(posedge clock);
             reset <= 1'b0;
 48
 49
             //start
             hMove <= 4'h6;
 50
 51
             @(posedge clock); // 2-7 TEST
 52
             hMove <= 4'h9;
 53
             @(posedge clock);
 54
             hMove <= 4'h2;
 55
 56
 57
             // reset the FSM
 58
             @(posedge clock);
 59
             @(posedge clock);
 60
             @(posedge clock);
 61
 62
             reset <= 1'b1;
 63
             @(posedge clock);
 64
             reset <= 1'b0;
 65
             //start
 66
             hMove <= 4'h6;
             @(posedge clock); // 7-2 TEST
 67
             hMove <= 4'h9;
 68
 69
             @(posedge clock);
```

```
Filename: 03_testbench.sv
 70
             hMove <= 4'h7;
 71
 72
 73
             // reset the FSM
 74
             @(posedge clock);
 75
             @(posedge clock);
 76
            @(posedge clock);
 77
 78
             reset <= 1'b1;
 79
             @(posedge clock);
 80
             reset <= 1'b0;
 81
             //start
             hMove <= 4'h6;
 82
 83
             @(posedge clock); // not 9 test
 84
             hMove <= 4'h5;
 85
 86
 87
             // reset the FSM
 88
             @(posedge clock);
             @(posedge clock);
 89
 90
            @(posedge clock);
 91
             reset <= 1'b1;
 92
 93
             @(posedge clock);
 94
             reset <= 1'b0;
 95
             //start
96
             hMove <= 4'h6;
 97
             @(posedge clock); // not 7-2 test
 98
             hMove <= 4'h9;
 99
             @(posedge clock);
100
             hMove <= 4'h4;
101
102
103
             // reset the FSM
104
            @(posedge clock);
105
             @(posedge clock);
106
             @(posedge clock);
107
108
             reset <= 1'b1;
109
             @(posedge clock);
110
             reset <= 1'b0;
111
             //start
112
             hMove <= 4'h4; // not 6 test
113
             @(posedge clock); // not
114
115
             // reset the FSM
116
             @(posedge clock);
117
             @(posedge clock);
            @(posedge clock);
reset <= 1'b1;</pre>
118
119
120
             @(posedge clock);
             reset <= 1'b0;
121
122
             //start
123
             hMove <= 4'h4; // not 6 test
124
             @(posedge clock); // not
125
126
127
128
             // reset the FSM
129
             @(posedge clock);
             @(posedge clock);
130
131
             @(posedge clock);
132
             reset <= 1'b1;
             @(posedge clock);
133
             reset <= 1'b0;
134
135
             //start
136
             hMove <= 4'h6;
137
             @(posedge clock); // not 7-2 test
             hMove <= 4'h9;
138
             @(posedge clock);
139
             hMove <= 4'h4;
140
```

```
Filename: 03_testbench.sv
141
142
143
             // reset the FSM
144
             @(posedge clock);
145
             @(posedge clock);
146
             @(posedge clock);
147
             reset <= 1'b1;
148
             @(posedge clock);
149
             reset <= 1'b0;
150
             //start
151
             hMove <= 4'h6;
             @(posedge clock); // not 7-2 test
152
             hMove <= 4'h9;
153
             @(posedge clock);
154
155
             hMove <= 4'h4;
156
157
158
             // reset the FSM
159
             @(posedge clock);
160
             @(posedge clock);
             @(posedge clock);
reset <= 1'b1;
161
162
             @(posedge clock);
163
             reset <= 1'b0;
164
165
             //start
166
             hMove <= 4'h2;
167
             @(posedge clock); // not 7-2 test
168
             hMove <= 4'h3;
169
             @(posedge clock);
170
             hMove <= 4'h9;
171
172
173
             // reset the FSM
             @(posedge clock);
174
175
             @(posedge clock);
176
             @(posedge clock);
             reset <= 1'b1;
177
178
             @(posedge clock);
179
             reset <= 1'b0;
180
             //start
181
             hMove <= 4'h6;
182
             @(posedge clock); // not 7-2 test
183
             hMove <= 4'h9;
184
             @(posedge clock);
185
             hMove <= 4'h4;
186
187
             // reset the FSM
188
             @(posedge clock);
189
             @(posedge clock);
             @(posedge clock);
reset <= 1'b1;</pre>
190
191
192
             @(posedge clock);
193
             reset <= 1'b0;
194
             //start
195
             hMove <= 4'h6;
196
             @(posedge clock); // not 7-2 test
197
             hMove <= 4'h9;
198
             @(posedge clock);
199
             hMove <= 4'h3;
200
             @(posedge clock);
201
             hMove <= 4'h4;
202
203
                      // reset the FSM
             @(posedge clock);
204
205
             @(posedge clock);
             @(posedge clock);
reset <= 1'b1;
206
207
208
             @(posedge clock);
```

reset <= 1'b0;

hMove <= 4'h6;

//start

209

210

211

```
Filename: 03_testbench.sv
             @(posedge clock); // not 7-2 test
212
213
             hMove <= 4'h9;
214
             @(posedge clock);
215
             hMove <= 4'h3;
216
             @(posedge clock);
             hMove <= 4'h8;
217
218
             @(posedge clock);
219
220
             // reset the FSM
221
             @(posedge clock);
222
             @(posedge clock);
             @(posedge clock);
reset <= 1'b1;</pre>
223
224
             @(posedge clock);
225
226
             reset <= 1'b0;
227
             //start
228
             hMove <= 4'h6;
229
             @(posedge clock); // not 7-2 test
230
             hMove <= 4'h9;
231
             @(posedge clock);
232
             hMove <= 4'h3;
233
             @(posedge clock);
234
             hMove <= 4'h7
235
             @(posedge clock);
236
             hMove <= 4'h4;
237
             @(posedge clock);
238
239
             // reset the FSM
240
             @(posedge clock);
241
             @(posedge clock);
             @(posedge clock);
reset <= 1'b1;</pre>
242
243
244
             @(posedge clock);
245
             reset <= 1'b0;
246
             //start
             hMove <= 4'h6;
247
248
             @(posedge clock); // not 7-2 test
             hMove <= 4'h9;
249
250
             @(posedge clock);
251
             hMove <= 4'h3;
252
             @(posedge clock);
253
             hMove <= 4'h2:
254
             @(posedge clock);
255
             hMove <= 4'h4;
256
             @(posedge clock);
257
258
             @(posedge clock);
259
             @(posedge clock);
             @(posedge clock);
reset <= 1'b1;
260
261
262
             @(posedge clock);
             reset <= 1'b0;
263
264
265
             #1 $finish;
         end
266
267
268 endmodule : testBench
269
270
271 module myFSM_test(
         input logic [3:0] cMove,
272
         input logic win,
273
         input logic q2, q1, q0,
output logic [3:0] hMove,
274
275
276
         output logic clock, reset);
```

281 endmodule: myFSM_test

```
Lab Code [15 points]
Filename: 04_chipInterface.sv
AndrewID: xinyew
     `default_nettype none // Required in every sv file
  2 module chipInterface
3 (input logic [3:0]
       (input logic [3:0] KEY, input logic [17:0] SW, output logic [6:0] HEXO, output logic [7:0] LEDG);
  5
  6
  7
        logic [3:0] c;
  8
        logic ww;
myAbstractFSM(.clock(KEY[0]), .reset(SW[17]), .hMove(SW[9:6]), .cMove(c), ....
  9
 10
Line length of 86 (max is 80)

11 assign LEDG = {ww, ww, ww, ww, ww, ww, ww, ww};
        logic [7:0] blank;
 12
        assign blank = 8'b00000000;
 13
 14
 15
        SevenSegmentDisplay DUT2 (.BCX0(c),
 16
                                           .blank(blank),
 17
                                           .HEX0(HEX0));
 18
 19 endmodule: chipInterface
```

```
Lab Code [15 points]
Filename: 05_HexDisplay.sv
AndrewID: xinyew
    `default_nettype none
  3
    module SevenSegmentDisplay
       (input logic [3:0] BCXO, input logic [7:0] blank,
  5
  6
        output logic [6:0] HEXO);
  7
      always_comb begin
HEX0 = 7'b0000000;
  8
  9
         if (~blank[0])
 10
           case (BCX0)
 11
              4'ho: HEXO = 7'b0111111;
 12
              4'h1: HEX0 = 7'b0000110;
 13
 14
              4'h2: HEX0 = 7'b1011011;
             4'h3: HEX0 = 7'b1001111;
 15
             4'h4: HEX0 = 7'b1100110;
 16
 17
             4'h5: HEX0 = 7'b1101101;
             4'h6: HEX0 = 7'b1111101;
4'h7: HEX0 = 7'b0000111;
4'h8: HEX0 = 7'b1111111;
 18
 19
 20
             4'h9: HEX0 = 7'b1100111;
 21
 22
             4'ha: HEX0 = 7'b1110111;
 23
             4'hb: HEX0 = 7'b1111100;
             4'hc: HEX0 = 7'b0111001;
 24
 25
             4'hd: HEX0 = 7'b1011110;
             4'he: HEX0 = 7'b1111001;
 26
              4'hf: HEX0 = 7'b1110001;
 27
 28
              default: HEX0 = 7'b00000000;
 29
           endcase
 30
         HEX0 = \sim HEX0;
 31
       end
 32
 33
 34 endmodule : SevenSegmentDisplay
```

```
Lab Code [15 points]
Filename: 05_chipInterface.sv
AndrewID: xinyew
    `default_nettype none // Required in every sv file
  2 module chipInterface
       (input logic [3:0] KEY,
       input logic [17:0] SW,
  5
       input logic CLOCK_50,
  6
       output logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, HEX6, HEX7,
      output logic [7:0] LEDG,
output logic [3:0] LEDR);
  7
  8
  9
       logic [3:0] h_3, h_2, h_1, h_0, c_3, c_2, c_1, c_0;
 10
 11
      logic ww;
 12
 13
       task5(.newGame_L(KEY[0])
 14
                   .clock(CLOCK_50),
 15
              .h3(h_3).
Line contains tabs (each tab replaced by 2 spaces in this print)
              .h2(h_2)
 16
Line contains tabs (each tab replaced by 2 spaces in this print)
 17
              .h1(h_1)
Line contains tabs (each tab replaced by 2 spaces in this print)
                   .h0(h_0),
 18
19 .c3(c_3),
Line contains tabs (each tab replaced by 2 spaces in this print)
              .c2(c_2)
Line contains tabs (each tab replaced by 2 spaces in this print)
 21
              .c1(c_1),
Line contains tabs (each tab replaced by 2 spaces in this print)
              .c0(c_0),
 22
Line contains tabs (each tab replaced by 2 spaces in this print)
              .enter_L(KEY[3]),
Line contains tabs (each tab replaced by 2 spaces in this print) 24 .reset(SW[17]),
Line contains tabs (each tab replaced by 2 spaces in this print)
25 .hMove(SW[3:0]),
Line contains tabs (each tab replaced by 2 spaces in this print)
 26
              .cMove(LEDR[3:0]),
Line contains tabs (each tab replaced by 2 spaces in this print)
              .win(ww));
Line contains tabs (each tab replaced by 2 spaces in this print)
 28
 29
       assign LEDG = {ww, ww, ww, ww, ww, ww, ww, ww};
 30
       logic [7:0] blank;
       assign blank = 8'b000000000;
 31
 32
 33
       SevenSegmentDisplay(.BCX0(h_3), .blank(blank), .HEX0(HEX7));
      SevenSegmentDisplay(.BCX0(h_2), .blank(blank), .HEX0(HEX6));
SevenSegmentDisplay(.BCX0(h_1), .blank(blank), .HEX0(HEX5));
SevenSegmentDisplay(.BCX0(h_0), .blank(blank), .HEX0(HEX5));
 34
 35
 36
      SevenSegmentDisplay(.BCX0(c_3), .blank(blank), .HEX0(HEX3));
SevenSegmentDisplay(.BCX0(c_2), .blank(blank), .HEX0(HEX3));
 37
 38
 39
       SevenSegmentDisplay(.BCX0(c_1), .blank(blank), .HEX0(HEX1));
 40
       SevenSegmentDisplay(.BCX0(c_0), .blank(blank), .HEX0(HEX0));
 41
 42
 43 endmodule: chipInterface
 44
 45
```

```
Lab Code [15 points]
Filename: 05_testbench.sv
AndrewID: xinyew
  1 `default_nettype none
  3
    module testbench();
      logic [3:0] cMové, hMove;
logic [3:0] h3, h2, h1, h0, c3, c2, c1, c0;
  5
  6
      logic win, clock, reset, enter_L, newGame_L;
  7
  8
      task5 DUT (.*);
  9
 10
      initial begin
         $monitor($time,, "state: %30s cMove: %d hMove: %d win: %b \
 11
 12 // h3: %d h2: %d h1: %d h0: %d c3: %d c2: %d c1: %d c0: %d",
                              DUT.currState.name, cMove, hMove, win,
 13
 14
                              h3, h2, h1, h0, c3, c2, c1, c0);
 15
         // init
         clock = 0;
 16
 17
         reset = 1;
 18
         reset <= 0;
 19
 20
         forever #10 clock = ~clock;
 21
      end
 22
       initial begin
 23
 24
         // C_5
 25
         hMove <= 4'd4;
 26
         enter_L <= 1'd0;
         @(posedge clock) // #10 C_5_I
 27
         @(posedge clock) // #30 enter_L <= 1'd1;
 28
 29
 30
         @(posedge clock) // #50 C_5
 31
         hMove <= 4'd6;
 32
         @(posedge clock) // #70 C_5
 33
         enter_L <= 1'd0;
 34
         @(posedge clock) // #90 C_5_H_6_E
 35
         @(posedge clock) // #110 \overline{C}_{5}\overline{H}_{\overline{6}}E
 36
         enter_L <= 1'd1;
 37
         @(posedge clock) // #130 C_1_5_H_6
 38
 39
         enter_L <= 1'd0;
         @(posedge clock) // #150 C_1_5_H_6_I
 40
         enter_L <= 1'd1;
 41
 42
         @(posedge clock) // #170 C_1_5_H_6
 43
 44
         hMove <= 4'd9;
 45
         @(posedge clock); // #190 C_1_5_H_6
 46
         enter_L <= 1'd0;
         @(posedge clock); // #210 C_1_5_H_6_9_E enter_L <= 1'd1;
 47
 48
 49
         @(posedge clock); // #230 C_1_3_5_H_6_9
         enter_L <= 1'd0;
 50
 51
         @(posedge clock); // #250 C_1_3_5_H_6_9_I
 52
         @(posedge clock); // #270 C_1_3_5_H_6_9_I
 53
         enter_L <= 1'd1;
 54
         @(posedge clock); // #290 C_1_3_5_H_6_9
 55
         hMove <= 4'd2;
 56
         @(posedge clock); // #310 C_1_3_5_H_6_9
 57
         enter_L <= 1'd0;
         @(posedge clock); // #330 C_1_3_5_H_2_6_9_E
@(posedge clock); // #350 C_1_3_5_H_2_6_9_E
 58
 59
 60
         enter_L <= 1'd1;
         @(posedge clock); // #370 C_1_3_5_7_H_2_6_9_W
 61
         @(posedge clock); // #390 C_1_3_5_7_H_2_6_9_W
 62
 63
         newGame_L <= 1'd0;</pre>
         @(posedge clock); // #410 C_1_3_5_7_H_2_6_9_W_N @(posedge clock); // #430 C_1_3_5_7_H_2_6_9_W_N
 64
 65
         newGame_L <= 1'd1;</pre>
 66
         @(posedge clock); // #450 C_5
 67
         hMove <= 4'd6;
 68
         enter_L <= 1'd0;
 69
```

```
70
        @(posedge clock); // #470 C_5_H_6_E
 71
        enter_L <= 1'd1;
 72
        @(posedge clock); // #490 C_1_5_H_6
 73
        enter_L <= 1'd0
 74
        @(posedge clock); // #470 C_5_H_6_E
 75
        enter_L <= 1'd1
 76
        @(posedge clock); // #490 C_1_5_H_6
 77
        enter_L <= 1'd0;
 78
        @(posedge clock); // #470 C_5_H_6_E
 79
        enter_L <= 1'd1
 80
        @(posedge clock); // #490 C_1_5_H_6
 81
        enter_L <= 1'd0
 82
        @(posedge clock); // #470 C_5_H_6_E
 83
        enter_L <= 1'd1
 84
        @(posedge clock); // #490 C_1_5_H_6
 85
        enter_L <= 1'd0;
 86
        @(posedge clock); // #470 C_5_H_6_E
 87
        enter_L <= 1'd1;
 88
        @(posedge clock); // #490 C_1_5_H_6
 89
        enter_L <= 1'd0;
 90
        @(posedge clock); // #470 C_5_H_6_E
        enter_L <= 1'd1
 91
 92
        @(posedge clock); // #490 C_1_5_H_6
 93
        enter_L <= 1'd0:
 94
        @(posedge clock); // #470 C_5_H_6_E
 95
        enter_L <= 1'd1;
 96
        @(posedge clock); // #490 C_1_5_H_6
        enter_L <= 1'd0
 97
        @(posedge clock); // #470 C_5_H_6_E
 98
        enter_L <= 1'd1
 99
        @(posedge clock); // #490 C_1_5_H_6
100
101
        enter_L <= 1'd0
102
        @(posedge clock); // #470 C_5_H_6_E
103
        enter_L <= 1'd1:
104
        @(posedge clock); // #490 C_1_5_H_6
105
        enter_L <= 1'd0;
106
        @(posedge clock); // #470 C_5_H_6_E
107
        enter_L <= 1'd1;
108
        @(posedge clock); // #490 C_1_5_H_6
109
        enter_L <= 1'd0;
110
        @(posedge clock); // #470 C_5_H_6_E
111
        enter_L <= 1'd1
112
        @(posedge clock); // #490 C_1_5_H_6
113
        enter_L <= 1'd0;
114
        @(posedge clock); // #470 C_5_H_6_E
        enter_L <= 1'd1;
115
116
        @(posedge clock); // #490 C_1_5_H_6
        enter_L <= 1'd0
117
118
        @(posedge clock); // #470 C_5_H_6_E
119
        enter_L <= 1'd1
120
        @(posedge clock); // #490 C_1_5_H_6
        enter_L <= 1'd0;
121
122
        @(posedge clock); // #470 C_5_H_6_E
123
        enter_L <= 1'd1;
124
        @(posedge clock); // #490 C_1_5_H_6
125
        enter_L <= 1'd0;
126
        @(posedge clock); // #470 C_5_H_6_E
127
        enter_L <= 1'd1;
128
        @(posedge clock); // #490 C_1_5_H_6
129
        enter_L <= 1'd0
130
        @(posedge clock); // #470 C_5_H_6_E
131
        enter_L <= 1'd1;
132
        @(posedge clock); // #490 C_1_5_H_6
         enter_L <= 1'd0;
133
134
        @(posedge clock); // #470 C_5_H_6_E
135
        enter_L <= 1'd1
        @(posedge clock); // #490 C_1_5_H_6
136
137
        enter_L <= 1'd0
138
        @(posedge clock); // #470 C_5_H_6_E
139
        enter_L <= 1'd1
140
        @(posedge clock); // #490 C_1_5_H_6
```

```
141
        enter_L <= 1'd0;
142
        @(posedge clock); // #470 C_5_H_6_E
143
        enter_L <= 1'd1:
144
        @(posedge clock); // #490 C_1_5_H_6
145
        enter_L <= 1'd0;
146
        @(posedge clock); // #470 C_5_H_6_E
        enter_L <= 1'd1;
147
148
        @(posedge clock); // #490 C_1_5_H_6
149
        enter_L <= 1'd0
150
        @(posedge clock); // #470 C_5_H_6_E
151
        enter_L <= 1'd1
        @(posedge clock); // #490 C_1_5_H_6 enter_L <= 1'd0;
152
153
154
        @(posedge clock); // #470 C_5_H_6_E
155
        enter_L <= 1'd1;
156
        @(posedge clock); // #490 C_1_5_H_6
157
        enter_L <= 1'd0;
158
        @(posedge clock); // #470 C_5_H_6_E
159
        enter_L <= 1'd1;
160
        @(posedge clock); // #490 C_1_5_H_6
161
        enter_L <= 1'd0;
162
        @(posedge clock); // #470 C_5_H_6_E
163
        enter_L <= 1'd1
164
        @(posedge clock); // #490 C_1_5_H_6
165
        enter_L <= 1'd0:
166
        @(posedge clock); // #470 C_5_H_6_E
167
        enter_L <= 1'd1;
168
        @(posedge clock); // #490 C_1_5_H_6
        enter_L <= 1'd0
169
        @(posedge clock); // #470 C_5_H_6_E enter_L <= 1'd1;
170
171
172
        @(posedge clock); // #490 C_1_5_H_6
173
        enter_L <= 1'd0
174
        @(posedge clock); // #470 C_5_H_6_E
175
        enter_L <= 1'd1;
176
        @(posedge clock); // #490 C_1_5_H_6
177
        enter_L <= 1'd0;
178
        @(posedge clock); // #470 C_5_H_6_E
        enter_L <= 1'd1
179
180
        @(posedge clock); // #490 C_1_5_H_6
181
        enter_L <= 1'd0
182
        @(posedge clock); // #470 C_5_H_6_E
183
        enter_L <= 1'd1
184
        @(posedge clock); // #490 C_1_5_H_6
185
        enter_L <= 1'd0;
186
        @(posedge clock); // #470 C_5_H_6_E
187
        enter_L <= 1'd1
188
        @(posedge clock); // #490 C_1_5_H_6
        enter_L <= 1'd0
189
190
        @(posedge clock); // #470 C_5_H_6_E
191
        enter_L <= 1'd1
192
        @(posedge clock); // #490 C_1_5_H_6
193
        enter_L <= 1'd0;
194
        @(posedge clock); // #470 C_5_H_6_E
195
        enter_L <= 1'd1;
196
        @(posedge clock); // #490 C_1_5_H_6
        enter_L <= 1'd0;
197
198
        @(posedge clock); // #470 C_5_H_6_E
199
        enter_L <= 1'd1:
200
        @(posedge clock); // #490 C_1_5_H_6
201
        enter_L <= 1'd0
202
        @(posedge clock); // #470 C_5_H_6_E
203
        enter_L <= 1'd1
204
        @(posedge clock); // #490 C_1_5_H_6
205
        enter_L <= 1'd0
206
        @(posedge clock); // #470 C_5_H_6_E
        enter_L <= 1'd1
207
208
        @(posedge clock); // #490 C_1_5_H_6
209
        enter_L <= 1'd0
210
        @(posedge clock); // #470 C_5_H_6_E
211
        enter_L <= 1'd1;
```

```
@(posedge clock); // #490 C_1_5_H_6 enter_L <= 1'd0;
212
213
214
         @(posedge clock); // #470 C_5_H_6_E
215
         enter_L <= 1'd1;
216
         @(posedge clock); // #490 C_1_5_H_6
         enter_L <= 1'd0;
217
         @(posedge clock); // #470 C_5_H_6_E
218
219
         enter_L <= 1'd1;
        @(posedge clock); // #490 C_1_5_H_6
enter_L <= 1'd0;
220
221
        @(posedge clock); // #470 C_5_H_6_E
enter_L <= 1'd1;
222
223
         @(posedge clock); // #490 C_1_5_H_6
224
225
         enter_L <= 1'd0;
226
         @(posedge clock); // #470 C_5_H_6_E
227
         enter_L <= 1'd1;
228
         @(posedge clock); // #490 C_1_5_H_6
229
         #1 $finish;
230
      end
231 endmodule : testbench
```

```
Lab Code [15 points]
Filename: 05_theBigGame.sv
AndrewID: xinyew
     `default_nettype none
  3
    module task5 (
       output logic [3:0] cMove,
  5
       output logic
                               win,
  6
       output logic [3:0] h3, h2, h1, h0, c3, c2, c1, c0,
       input logic [3:0] hMove,
  7
  8
       input logic
                               clock, reset, enter_L, newGame_L);
  9
       // C_1_2_H_3_4_E_I means that
// computer's move: 1, 2
 10
 11
 12
       // human move: 3, 4
 13
       // enter_L pressed
       // this is an invalid move
 14
 15
       // 'W' means that computer wins
       // 'N' means that newGame_L pressed
 16
 17
       enum logic [5:0] {
 18
                              C_5 = 6'd0
                              C_5_I = 6'd1,
C_5_H_6_E = 6'd2,
 19
 20
                               _1_5_H_6 = 6'd3
 21
                              C_1_5_H_6_I = 6'd4
 22
 23
                              C_1_5_H_2_6_E = 6'd5
 24
                              C_{1_5}H_{3_6}E = 6'd6,
 25
                              C_1_5_H_4_6_E = 6'd7
                              C_1_5_H_6_7_E = 6'd8,
 26
                              C_1_5_H_6_8_E = 6'd9
 27
                              C_1_5_H_6_9_E = 6'd10,
C_1_5_9_H_2_6_W = 6'd11,
C_1_5_9_H_2_6_W_N = 6'd12,
 28
 29
 30
 31
                               _1_5_9_H_3_6_W = 6'd13;
 32
                              C_1_5_9_H_3_6_W_N = 6'd14,
 33
                              C_{1_{5_{9}}H_{4_{6}}W} = 6'd15,
                              C_{1_{5_{9}}H_{4_{6}}W_{N}} = 6'd16,
 34
 35
                              C_1_5_9_H_6_7_W = 6'd17
 36
                              C_1_5_9_H_6_7_W_N = 6'd18,
                              C_1_5_9_H_6_8_W = 6'd19,
C_1_5_9_H_6_8_W_N = 6'd20,
C_1_3_5_H_6_9 = 6'd21,
 37
 38
 39
                               _1_3_5_H_6_9_I = 6'd22
 40
                              C_1_3_5_H_2_6_9_E = 6'd23,
 41
                              C_{1_3_5_H_4_6_9_E} = 6'd24,
 42
 43
                              C_1_3_5_H_6_7_9_E = 6'd25,
                              C_1_3_5_H_6_8_9_E = 6'd26,
 44
                              C_{1_2_3_5_H_4_6_9_W} = 6'd^{27}
 45
                             C_1_2_3_5_H_4_6_9_W_N = 6'd28,
C_1_2_3_5_H_6_7_9_W = 6'd29,
C_1_2_3_5_H_6_7_9_W_N = 6'd30,
C_1_2_3_5_H_6_8_9_W = 6'd31,
C_1_2_3_5_H_6_8_9_W_N = 6'd32,
 46
 47
 48
 49
 50
                              C_1_3_5_7_H_2_6_9_W = 6'd33,
 51
 52
                              C_1_3_5_7_H_2_6_9_W_N = 6'd34
 53
                            } currState, nextState;
 54
 55
       // next state generation
       always_comb begin
 56
 57
          unique case (currState)
            C_5: begin
 58
 59
                 (~enter_L) begin
                 if (hMove != 4 d6)
 60
                    nextState = C_5_I;
 61
 62
                 else
 63
                    nextState = C_5_H_6_E;
 64
               end
 65
            else
Line contains tabs (each tab replaced by 2 spaces in this print)
               nextState = C_5;
Line contains tabs (each \bar{t}ab replaced by 2 spaces in this print)
 67
            end
```

```
C_1_5_H_6: begin
 68
 69
             if (~enter_L)
 70
               unique case (hMove)
                 4 'd1,
 71
                 4'd5,
 72
                 4'd6: nextState = C_1_5_H_6_I;
 73
                 4'd2: nextState = C_1_5_H_2_6_E;
 74
 75
                 4'd3: nextState = C_1_5_H_3_6_E;
                 4'd4: nextState = C_1_5_H_4_6_E;
 76
                 4'd7: nextState = C_1_5_H_6_7_E;
 77
 78
                 4'd8: nextState = C_1_5_H_6_8_E;
 79
                 4'd9: nextState = C_1_5_H_6_9_E;
 80
               endcase
 81
            else
 82
               nextState = C_1_5_H_6;
 83
          end
 84
          C_1_3_5_H_6_9:
             if (~enter_L)
 85
 86
               unique case (hMove)
                 4'd1,
 87
                 4'd3,
 88
                 4'd5,
 89
                 4'd6,
 90
                 4'd9: nextState = C_1_3_5_H_6_9_I;
 91
 92
                 4'd2: nextState = C_1_3_5_H_2_6_9_E;
 93
                 4'd4: nextState = C_1_3_5_H_4_6_9_E;
 94
                 4'd7: nextState = C_1_3_5_H_6_7_9_E;
 95
                 4'd8: nextState = C_1_3_5_H_6_8_9_E;
 96
               endcase
 97
            else
               nextState = C_1_3_5_H_6_9;
 98
          C_5_H_6_E:
 99
             if (enter_L)
100
               nextState = C_1_5_H_6;
101
102
             else
103
              nextState = C_5_H_6_E;
104
          C_1_5_H_2_6_E:
105
             if (enter_L)
106
               nextState = C_1_5_9_H_2_6_W;
107
            else
108
              nextState = C_1_5_H_2_6_E;
109
          C_1_5_H_3_6_E:
110
             if (enter_L)
111
               nextState = C_1_5_9_H_3_6_W;
112
             else
              nextState = C_1_5_H_3_6_E;
113
114
          C_1_5_H_4_6_E:
             if (enter_L)
115
116
               nextState = C_1_5_9_H_4_6_W;
117
             else
118
               nextState = C_1_5_H_4_6_E;
119
          C_1_5_H_6_7_E:
120
             if (enter_L)
121
               nextState = C_1_5_9_H_6_7_W;
122
             else
123
              nextState = C_1_5_H_6_7_E;
124
          C_1_5_H_6_8_E:
             if (enter_L)
125
126
               nextState = C_1_5_9_H_6_8_W;
127
             else
128
              nextState = C_1_5_H_6_8_E;
129
          C_1_5_H_6_9_E:
130
             if (enter L)
131
               nextState = C_1_3_5_H_6_9;
132
            else
               nextState = C_1_5_H_6_9_E;
133
134
          C_1_3_5_H_2_6_9_E:
135
             if (enter_L)
136
               nextState = C_1_3_5_7_H_2_6_9_W;
137
             else
138
               nextState = C_1_3_5_H_2_6_9_E;
```

```
C_1_3_5_H_4_6_9_E:
if (enter_L)
139
140
141
               nextState = C_1_2_3_5_H_4_6_9_W;
142
             else
               nextState = C_1_3_5_H_4_6_9_E;
143
           C_1_3_5_H_6_7_9_E:
    if (enter_L)
144
145
146
               nextState = C_1_2_3_5_H_6_7_9_W;
147
             else
               nextState = C_1_3_5_H_6_7_9_E;
148
149
           C_1_3_5_H_6_8_9_E:
150
             if (enter_L)
151
               nextState = C_1_2_3_5_H_6_8_9_W;
152
             else
153
               nextState = C_1_3_5_H_6_8_9_E;
154
155
           C_1_5_9_H_2_6_W:
156
             if (~newGame_L)
157
               nextState = C_1_5_9_H_2_6_W_N;
158
             else
               nextState = C_1_5_9_H_2_6_W;
159
           C_1_5_9_H_3_6_W:
if (~newGame_L)
160
161
162
               nextState = C_1_5_9_H_3_6_W_N;
163
             else
164
               nextState = C_1_5_9_H_3_6_W;
           C_1_5_9_H_4_6_W:
    if (~newGame_L)
165
166
167
               nextState = C_1_5_9_H_4_6_W_N;
168
             else
169
               nextState = C_1_5_9_H_4_6_W;
170
           C_1_5_9_H_6_7_W:
171
             if (~newGame_L)
172
               nextState = C_1_5_9_H_6_7_W_N;
173
             else
174
               nextState = C_1_5_9_H_6_7_W;
175
           C_1_5_9_H_6_8_W:
             if (~newGame_L)
176
177
               nextState = C_1_5_9_H_6_8_W_N;
178
             else
               nextState = C_1_5_9_H_6_8_W;
179
180
           C_1_3_5_7_H_2_6_9_W:
             if (~newGame_L)
181
182
               nextState = C_1_3_5_7_H_2_6_9_W_N;
183
             else
               nextState = C_1_3_5_7_H_2_6_9_W;
184
185
           C_1_2_3_5_H_4_6_9_W:
             if (~newGame_L)
186
187
               nextState = C_1_2_3_5_H_4_6_9_W_N;
188
             else
               nextState = C_1_2_3_5_H_4_6_9_W;
189
190
           C_1_2_3_5_H_6_7_9_W:
191
             if (~newGame_L)
192
               nextState = C_1_2_3_5_H_6_7_9_W_N;
193
             else
194
               nextState = C_1_2_3_5_H_6_7_9_W;
           C_1_2_3_5_H_6_8_9_W:
if (~newGame_L)
195
196
197
               nextState = C_1_2_3_5_H_6_8_9_W_N;
198
             else
199
               nextState = C_1_2_3_5_H_6_8_9_W;
200
           C_5_I:
201
             if (enter_L)
202
203
               nextState = C_5;
204
             else
205
               nextState = C_5_I;
206
           C_1_5_H_6_I:
207
             if (enter_L)
               nextState = C_1_5_H_6;
208
209
             else
```

```
Filename: 05_theBigGame.sv
```

```
210
               nextState = C_1_5_H_6_I;
211
           C_1_3_5_H_6_9_I:
             if (enter_L)
212
213
               nextState = C_1_3_5_H_6_9;
214
             else
215
               nextState = C_1_3_5_H_6_9_I;
216
217
           C_1_5_9_H_2_6_W_N:
218
             if (newGame_L)
219
               nextState = C_5;
220
             else
               nextState = C_1_5_9_H_2_6_W_N;
221
           C_1_5_9_H_3_6_W_N:
222
             if (newGame_L)
223
224
               nextState = C_5;
225
             else
226
               nextState = C_1_5_9_H_3_6_W_N;
227
           C_1_5_9_H_4_6_W_N:
             if (newGame_L)
228
229
               nextState = C_5;
230
             else
231
               nextState = C_1_5_9_H_4_6_W_N;
           C_1_5_9_H_6_7_W_N:
232
             if (newGame_L)
233
234
               nextState = C_5;
235
             else
236
               nextState = C_1_5_9_H_6_7_W_N;
237
           C_1_5_9_H_6_8_W_N:
             if (newGame_L)
238
239
               nextState = C_5;
240
             else
               nextState = C_1_5_9_H_6_8_W_N;
241
242
           C_{1_2_3_5_H_4_6_9_W_N}:
243
             if (newGame_L)
244
               nextState = C_5;
245
             else
246
               nextState = C_1_2_3_5_H_4_6_9_W_N;
247
           C_1_2_3_5_H_6_7_9_W_N:
248
             if (newGame_L)
249
               nextState = C_5;
250
             else
               nextState = C_1_2_3_5_H_6_7_9_W_N;
251
252
           C_1_2_3_5_H_6_8_9_W_N:
253
             if (newGame_L)
254
               nextState = C_5;
           else
255
Line contains tabs (each tab replaced by 2 spaces in this print)
256 nextState = C_1_2_3_5_H_6_8_9_W_N;
Line contains tabs (each tab replaced by 2 spaces in this print)
257 C_1_3_5_7_H_2_6_9_W_N:
258
             if (newGame_L)
259
               nextState = C_5;
260
261
               nextState = C_1_3_5_7_H_2_6_9_W_N;
         endcase
262
263
      end
264
265
266
267 always_comb begin
268
       cMove = 4'b0000;
Line contains tabs (each tab replaced by 2 spaces in this print)
269
       win = 1'b1;
Line contains tabs (each tab replaced by 2 spaces in this print)
270
          {c3, c2, c1, c0, h3, h2, h1, h0} = 32'b0;
         if (currState == C_5) begin
271
           cMove = 4'h5;
272
273
           win = 0;
           c3 = 4'd5;
274
275
         end
276
```

```
Filename: 05_theBigGame.sv
        if (currState == C_5_I) begin
277
278
          cMove = 4'h5;
279
          win = 0;
280
          c3 = 4'd5;
281
        end
282
        if (currState == C_5_H_6_E) begin
283
284
          cMove = 4'h5;
285
          win = 0;
286
          c3 = 4'd5;
287
        end
288
289
        if (currState == C_1_5_H_6) begin
290
          cMove = 4'h1;
291
          win = 0;
          c3 = 4'd1;
292
          c2 = 4'd5;
293
294
          h3 = 4'd6;
295
        end
296
297
        if (currState == C_1_5_H_6_I) begin
          cMove = 4'h1;
298
          win = 0:
299
          c3 = 4'd1;
300
          c2 = 4'd5;
301
          h3 = 4'd6;
302
303
        end
304
305
306
        if (currState == C_1_5_H_2_6_E) begin
307
          cMove = 4'h1;
          win = 0;
308
          c3 = 4'd1;
309
          c2 = 4'd5;
310
311
          h3 = 4'd6;
312
        if (currState == C_1_5_H_3_6_E) begin
313
314
          cMove = 4'h1;
315
          win = 0;
          c3 = 4'd1;
316
          c2 = 4'd5;
317
          h3 = 4'd6;
318
319
        end
320
        if (currState == C_1_5_H_4_6_E) begin
321
          cMove = 4'h1;
322
          win = 0;
323
          c3 = 4'd1;
          c2 = 4'd5;
324
          h3 = 4'd6;
325
326
327
        if (currState == C_1_5_H_6_7_E) begin
          cMove = 4'h1;
328
329
          win = 0;
330
          c3 = 4'd1;
          c2 = 4'd5;
331
          h3 = 4'd6;
332
333
        end
334
        if (currState == C_1_5_H_6_8_E) begin
335
          cMove = 4'h1;
336
          win = 0;
337
          c3 = 4'd1;
338
          c2 = 4'd5:
339
          h3 = 4'd6;
340
        end
341
        if (currState == C_1_5_H_6_9_E) begin
342
          cMove = 4'h1;
343
          win = 0;
344
          c3 = 4'd1;
          c2 = 4'd5;
345
346
          h3 = 4'd6;
347
        end
```

```
Filename: 05_theBigGame.sv
348
349
350
        if (currState == C_1_5_9_H_2_6_W) begin
351
          cMove = 4'h7;
352
          win = 1;
353
          c3 = 4'd1;
          c2 = 4'd5;
354
          c1 = 4'd9;
355
356
          h3 = 4'd2;
          h2 = 4'd6;
357
358
        end
359
        if (currState == C_1_5_9_H_2_6_W_N) begin
          cMove = 4'h9;
360
          win = 1;
361
          c3 = 4'd1;
362
          c2 = 4'd5;
363
          c1 = 4'd9;
364
          h3 = 4'd2;
365
          h2 = 4'd6;
366
367
        end
368
369
        if (currState == C_1_5_9_H_3_6_W) begin
370
          cMove = 4'h9;
          win = 1;
371
372
          c3 = 4'd1;
          c2 = 4'd5;
373
          c1 = 4'd7;
374
          h3 = 4'd3;
375
          h2 = 4'd6;
376
377
        end
        if (currState == C_1_5_9_H_3_6_W_N) begin
378
379
          cMove = 4'h9;
          win = 1:
380
381
          c3 = 4'd1;
382
          c2 = 4'd5;
          c1 = 4'd9;
383
          h3 = 4'd3;
384
          h2 = 4'd6;
385
386
        end
387
388
        if (currState == C_1_5_9_H_4_6_W) begin
389
          cMove = 4'h9;
390
          win = 1;
391
          c3 = 4'd1;
          c2 = 4'd5;
392
          c1 = 4'd9;
393
          h3 = 4'd4;
394
          h2 = 4'd6;
395
396
        end
397
        if (currState == C_1_5_9_H_4_6_W_N) begin
398
          cMove = 4'h9;
399
          win = 1:
400
          c3 = 4'd1;
          c2 = 4'd5;
401
          c1 = 4'd9;
402
          h3 = 4'd4;
403
          h2 = 4'd6;
404
405
        end
406
407
        if (currState == C_1_5_9_H_6_7_W) begin
408
          cMove = 4'h9;
          win = 1;
409
410
          c3 = 4'd1;
          c2 = 4'd5;
411
          c1 = 4'd9;
412
          h3 = 4'd6;
413
          h2 = 4'd7;
414
415
        end
416
        if (currState == C_1_5_9_H_6_7_W_N) begin
```

417

418

cMove = 4'h9;

win = 1;

```
Filename: 05_theBigGame.sv
419
          c3 = 4'd1;
420
          c2 = 4'd5;
          c1 = 4'd9;
421
422
          h3 = 4'd6;
423
          h2 = 4'd7;
424
        end
425
426
427
428
        if (currState == C_1_5_9_H_6_8_W) begin
429
           cMove = 4'h9;
430
          win = 1;
          c3 = 4'd1;
431
          c2 = 4'd5;
432
433
          c1 = 4'd9
          h3 = 4'd6;
434
435
          h2 = 4'd8;
436
        end
437
        if (currState == C_1_5_9_H_6_8_W_N) begin
438
          cMove = 4'h9;
439
          win = 1;
          c3 = 4'd1;
440
441
          c2 = 4'd5;
          c1 = 4'd9;
442
          h3 = 4'd6;
443
444
          h2 = 4'd8;
445
        end
446
447
448
        if (currState == C_1_3_5_H_6_9) begin
449
           cMove = 4'h3;
450
          win = 0;
          c3 = 4'd1;
451
          c2 = 4'd3;
452
453
          c1 = 4'd5;
          h3 = 4'd6;
454
          h2 = 4'd9;
455
456
        end
457
        if (currState == C_1_3_5_H_6_9_I) begin
458
          cMove = 4'h3;
459
          win = 0;
          c3 = 4'd1;
460
          c2 = 4'd3;
461
462
          c1 = 4'd5;
          h3 = 4'd6;
463
          h2 = 4'd9;
464
465
        end
466
467
        if (currState == C_1_3_5_H_2_6_9_E) begin
468
          cMove = 4'h3;
          win = 0:
469
          c3 = 4'd1:
470
          c2 = 4'd3;
471
          c1 = 4'd5;
472
          h3 = 4'd2;
473
          h2 = 4'd6;
474
          h1 = 4'd9;
475
476
        end
477
478
        if (currState == C_1_3_5_H_4_6_9_E) begin
479
          cMove = 4'h3;
          win = 0:
480
481
          c3 = 4'd1;
          c2 = 4'd3;
482
          c1 = 4'd5;
483
          h3 = 4'd4;
484
          h2 = 4'd6;
485
486
          h1 = 4'd9;
487
        end
488
489
        if (currState == C_1_3_5_H_6_7_9_E) begin
```

```
Filename: 05_theBigGame.sv
490
          cMove = 4'h3;
491
          win = 0;
          c3 = 4'd1;
492
493
          c2 = 4'd3;
          c1 = 4'd5;
494
          h3 = 4'd6;
495
          h2 = 4'd7;
496
          h1 = 4'd9;
497
498
        end
499
500
        if (currState == C_1_3_5_H_6_8_9_E) begin
501
          cMove = 4'h3;
          win = 0:
502
          c3 = 4'd1;
503
          c2 = 4'd3;
504
          c1 = 4'd5;
505
Line contains tabs (each tab replaced by 2 spaces in this print)
          h3 = 4'd6;
506
          h2 = 4'd8;
507
          h1 = 4'd9;
508
509
        end
510
        if (currState == C_1_2_3_5_H_4_6_9_W) begin
511
512
          cMove = 4'h2;
513
          win = 1;
514
          c3 = 4'd1;
          c2 = 4'd2;
515
516
          c1 = 4'd3;
          c0 = 4'd5;
517
          h3 = 4'd4;
518
          h2 = 4'd6;
519
          h1 = 4'd9;
520
521
        end
522
523
        if (currState == C_1_2_3_5_H_4_6_9_W_N) begin
524
          cMove = 4'h2;
525
          win = 1;
          c3 = 4'd1;
526
          c2 = 4'd2;
527
          c1 = 4'd3;
528
          c0 = 4'd5;
529
530
          h3 = 4'd4;
531
          h2 = 4'd6;
532
          h1 = 4'd9;
533
        end
534
535
        if (currState == C_1_2_3_5_H_6_7_9_W) begin
          cMove = 4'h2;
536
537
          win = 1;
          c3 = 4'd1;
538
          c2 = 4'd2;
539
          c1 = 4'd3;
540
541
          c0 = 4'd5;
          h3 = 4'd6;
542
543
          h2 = 4'd7;
          h1 = 4'd9;
544
545
        end
546
        if (currState == C_1_2_3_5_H_6_7_9_W_N) begin
547
548
          cMove = 4'h2;
          win = 1;
549
          c3 = 4'd1;
550
          c2 = 4'd2;
551
          c1 = 4'd3;
552
          c0 = 4'd5;
553
          h3 = 4'd6;
554
555
          h2 = 4'd7;
556
          h1 = 4'd9;
557
558
        end
559
```

```
Filename: 05_theBigGame.sv
560
        if (currState == C_1_2_3_5_H_6_8_9_W) begin
561
          cMove = 4'h2;
562
          win = 1;
563
          c3 = 4'd1;
          c2 = 4'd2;
564
          c1 = 4'd3;
565
          c0 = 4'd5;
566
          h3 = 4'd6;
567
          h2 = 4'd8;
568
569
          h1 = 4'd9;
570
        end
571
572
        if (currState == C_1_2_3_5_H_6_8_9_W_N) begin
573
          cMove = 4'h2;
574
          win = 1;
575
          c3 = 4'd1;
          c2 = 4'd2;
576
          c1 = 4'd3;
577
          c0 = 4'd5;
578
          h3 = 4'd6;
579
          h2 = 4'd8;
580
          h1 = 4'd9;
581
582
583
        end
584
585
        if (currState == C_1_3_5_7_H_2_6_9_W) begin
586
          cMove = 4'h7;
587
          win = 1;
588
          c3 = 4'd1;
          c2 = 4'd3;
589
          c1 = 4'd5;
590
          c0 = 4'd7;
591
592
          h3 = 4'd2;
          h2 = 4'd6;
593
594
          h1 = 4'd9;
595
        end
596
597
        if (currState == C_1_3_5_7_H_2_6_9_W_N) begin
          cMove = 4'h7;
598
599
          win = 1;
          c3 = 4'd1;
600
          c2 = 4'd3;
601
602
          c1 = 4'd5;
          c0 = 4'd7;
603
604
          h3 = 4'd2;
          h2 = 4'd6;
605
          h1 = 4'd9;
606
607
        end
608
      end
609
      // register
always_ff @(posedge clock, posedge reset)
610
611
612
        if (reset)
613
          currState <= C_5;</pre>
        else
614
          currState <= nextState;</pre>
615
616
```

617 endmodule: task5

618

```
Lab Code [15 points]
Filename: chipInterface.sv
AndrewID: xinyew
    `default_nettype none // Required in every sv file
  2 module chipInterface
       (input logic [3:0] KEY,
       input logic [17:0] SW,
  5
       input logic CLOCK_50,
  6
       output logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, HEX6, HEX7,
      output logic [7:0] LEDG,
output logic [3:0] LEDR);
  7
  8
  9
       logic [3:0] h_3, h_2, h_1, h_0, c_3, c_2, c_1, c_0;
 10
 11
      logic ww;
 12
 13
       task5(.newGame_L(KEY[0])
 14
                   .clock(CLOCK_50),
 15
              .h3(h_3).
Line contains tabs (each tab replaced by 2 spaces in this print)
              .h2(h_2)
 16
Line contains tabs (each tab replaced by 2 spaces in this print)
 17
              .h1(h_1)
Line contains tabs (each tab replaced by 2 spaces in this print)
                   .h0(h_0),
 18
19 .c3(c_3),
Line contains tabs (each tab replaced by 2 spaces in this print)
              .c2(c_2)
Line contains tabs (each tab replaced by 2 spaces in this print)
 21
              .c1(c_1),
Line contains tabs (each tab replaced by 2 spaces in this print)
              .c0(c_0),
 22
Line contains tabs (each tab replaced by 2 spaces in this print)
              .enter_L(KEY[3]),
Line contains tabs (each tab replaced by 2 spaces in this print) 24 .reset(SW[17]),
Line contains tabs (each tab replaced by 2 spaces in this print)
25 .hMove(SW[3:0]),
Line contains tabs (each tab replaced by 2 spaces in this print)
 26
              .cMove(LEDR[3:0]),
Line contains tabs (each tab replaced by 2 spaces in this print)
              .win(ww));
Line contains tabs (each tab replaced by 2 spaces in this print)
 28
 29
       assign LEDG = {ww, ww, ww, ww, ww, ww, ww, ww};
 30
       logic [7:0] blank;
       assign blank = 8'b000000000;
 31
 32
 33
       SevenSegmentDisplay(.BCX0(h_3), .blank(blank), .HEX0(HEX7));
      SevenSegmentDisplay(.BCX0(h_2), .blank(blank), .HEX0(HEX6));
SevenSegmentDisplay(.BCX0(h_1), .blank(blank), .HEX0(HEX5));
SevenSegmentDisplay(.BCX0(h_0), .blank(blank), .HEX0(HEX5));
 34
 35
 36
      SevenSegmentDisplay(.BCX0(c_3), .blank(blank), .HEX0(HEX3));
SevenSegmentDisplay(.BCX0(c_2), .blank(blank), .HEX0(HEX3));
 37
 38
 39
       SevenSegmentDisplay(.BCX0(c_1), .blank(blank), .HEX0(HEX1));
 40
       SevenSegmentDisplay(.BCX0(c_0), .blank(blank), .HEX0(HEX0));
 41
 42
 43 endmodule: chipInterface
 44
 45
```