```
Lab Code [10 points]
Filename: 00_SECDED.sv
AndrewID: xinyew
  1 module SECDEDdecoder
         (input logic [12:0] inCode,
  3
         output logic [3:0] syndrome
         output logic is1BitErr, is2BitErr,
  5
         output logic [12:0] outCode);
  6
  7
         // declare modules
  8
         makeSyndrome m1(.cw(inCode), .syndrome(syndrome));
  9
         makeIs1BitErr m2(.syndrome(syndrome), .is1BitErr(is1BitErr),
 10
                           .cw(inCode))
 11
         makeIs2BitErr m4(.syndrome(syndrome), .is2BitErr(is2BitErr),
                           .cw(inCode));
 12
         makeCorrect m3(.codeWord(inCode), .syndrome(syndrome)
 13
 14
                         .is1BitErr(is1BitErr), .correctCodeWord(outCode));
 15
 16 endmodule : SECDEDdecoder
 17
 18 module makeSyndrome
         (input logic [12:0] cw,
output logic [3:0] syndrome);
 19
 20
         assign syndrome[0] = cw[1]^cw[3]^cw[5]^cw[7]^cw[9]^cw[11]
 21
         assign syndrome[1] = cw[2]^cw[3]^cw[6]^cw[7]^cw[10]^cw[11];
 22
         assign syndrome \begin{bmatrix} 2 \end{bmatrix} = cw \begin{bmatrix} 4 \end{bmatrix}^{\circ}cw \begin{bmatrix} 5 \end{bmatrix}^{\circ}cw \begin{bmatrix} 6 \end{bmatrix}^{\circ}cw \begin{bmatrix} 7 \end{bmatrix}^{\circ}cw \begin{bmatrix} 12 \end{bmatrix}
 23
 24
         assign syndrome[3] = cw[8]^cw[9]^cw[10]^cw[11]^cw[12];
 25 endmodule : makeSyndrome
 26
 27 module makeCorrect
         (input logic [12:0] codeWord,
input logic [3:0] syndrome,
input logic is1BitErr,
 28
 29
 30
 31
         output logic [12:0] correctCodeWord);
 32
 33
         assign correctCodeWord = (is1BitErr) ?
              codeWord ^ (13'b1 << syndrome) : codeWord;</pre>
 34
 35 endmodule : makeCorrect
 36
 37 module makeGlobalParity(
 38
         input logic [12:0] cw,
 39
         output logic globalParity);
         assign globalParity = cw[0]^cw[1]^cw[2]^cw[3]^cw[4]^cw[5]^cw[6] ^
 40
                                    cw[7]^cw[8]^cw[9]^cw[10]^cw[11]^cw[12];
 41
 42
 43 endmodule : makeGlobalParity
 44
 45 module makeIs1BitErr
         (input logic [3:0] syndrome,
input logic [12:0] cw,
 46
 47
 48
           output logic is1BitErr);
 49
         logic globalParity;
 50
 51
         makeGlobalParity m(.cw(cw), .globalParity(globalParity));
 52
 53
         assign is1BitErr = (globalParity) ? 1 : 0;
 54
 55 endmodule : makeIs1BitErr
 56
 57 module makeIs2BitErr
         (input logic
                          [3:0] syndrome,
 58
           input logic [12:0] cw,
 59
 60
           output logic is2BitErr);
 61
 62
         logic globalParity;
 63
         makeGlobalParity m(.cw(cw), .globalParity(globalParity));
 64
         always_comb begin
 65
              is2BitErr = 0;
 66
              if(globalParity == 0) begin
 67
                   if(syndromé != 0) begin
 68
                        is2BitErr = 1;
 69
```

```
Lab Code [10 points]
Filename: 00_library.sv
AndrewID: xinyew
  1 `default_nettype none
  3
   // A PIPO Shift Register, with controllable shift direction
   // Load has priority over shifting.
  5 module LeftShift8Register
  6
      (input logic [7:0] D,
  7
       input logic en, clock
  8
       output logic [511:0] Q);
  9
 10
      always_ff @(posedge clock)
        if (en)
 11
          Q \le \{Q[503:0], D\};
 12
 13
 14 endmodule : LeftShift8Register
 15
 16 module Comparator
17
                      WIDTH = 8
       #(parameter
 18
      (input logic [WIDTH-1:0] A, B,
       output logic
 19
                           AeqB);
 20
      assign AeqB = (A == B);
 21
 22
      // Straightforward. Uses compare operator.
 23
 24 endmodule : Comparator
 25 // Magnitude comparator
 26
 27 /*
 28
    * A library of components, usable for many future hardware designs.
 29
 30
 31 // A Magnitude Comparator does an unsigned comparison of two input values.
 32 module MagComp
 33
      #(parameter
                     WIDTH = 8
      (output logic
                                  AltB, AeqB, AgtB,
 34
 35
       input logic [WIDTH-1:0] A, B);
 36
      assign AeqB = (A == B);
assign AltB = (A < B);</pre>
 37
 38
      assign AgtB = (A > B);
 39
 40
 41 endmodule: MagComp
 42
 43 // The Multiplexer chooses one of WIDTH bits
44 module Multiplexer
45
      #(parameter WIDTH=8)
      (input logic [WIDTH-1:0]
  input logic [$clog2(WIDTH)-1:0]
 46
 47
 48
       output logic
 49
 50
       assign Y = I[S];
 51
 52 endmodule : Multiplexer
 53
 54 // The 2-to-1 Multiplexer chooses one of two multi-bit inputs.
 55 module Mux2to1
      #(parameter WIDTH = 8)
 56
      (input logic [WIDTH-1:0] IO, I1, input logic S,
 57
 58
       output logic [WIDTH-1:0] Y);
 59
 60
 61
      assign Y = (S) ? I1 : I0;
 62
 63 endmodule : Mux2to1
 64
 65 // The Decoder converts from binary to one-hot codes.
 66 module Decoder
      #(parameter WIDTH=8)
 67
      (input logic [$clog2(WIDTH)-1:0] I,
 68
       input logic
 69
                                           en,
```

```
Filename: 00_library.sv
                                                                                 Page #: 2
       output logic [WIDTH-1:0]
                                           D);
 70
 71
 72
      always_comb begin
D = '0;
 73
        if (en)
 74
 75
          D[I] = 1'b1;
 76
 77
 78 endmodule : Decoder
 79
 80 // A DFlipFlop stores the input bit synchronously with the clock signal.
 81 // preset and reset are asynchronous inputs.
 82 module DFlipFlop
 83
              logic D,
      (input
       input logic preset_L, reset_L, clock,
 84
 85
       output logic Q);
 86
 87
      always_ff @(posedge clock, negedge preset_L, negedge reset_L)
 88
        if (~preset_L & reset_L)
 89
          Q <= 1'b1;
        else if (~réset_L & preset_L)
 90
          Q <= 1'b0;
 91
        else if (~reset_L & ~preset_L)
 92
          Q \leq 1'bX;
 93
 94
        else
 95
          Q \leftarrow D;
 96
 97 endmodule : DFlipFlop
 98
 99 // A Register stores a multi-bit value.
100 // Enable has priority over Clear
101 module Register
      #(parameter WIDTH=8)
102
103
      (input logic [WIDTH-1:0] D,
104
       input logic
                                  en, clear, clock,
105
       output logic [WIDTH-1:0] Q);
106
107
      always_ff @(posedge clock)
108
        if (en)
          Q \leq D;
109
        else if (clear)
110
          Q \ll 0;
111
112
113 endmodule : Register
114
115 // A binary up-down counter.
116 // Clear has priority over Load, which has priority over Enable
117 module Counter
118
      #(parameter WIDTH=8)
119
      (input
              logic [WIDTH-1:0] D,
       input logic
120
                                  en, clear, load, clock, up,
121
       output logic [WIDTH-1:0] Q);
122
123
      always_ff @(posedge clock)
124
        if (clear)
        Q <= {WIDTH {1'b0}};
else if (load)</pre>
125
126
127
          Q \leq D;
128
        else if
                 (en)
          if (up)
129
130
             Q \leftarrow Q + 1'b1;
131
          else
132
             0 \le 0 - 1'b1;
133
134 endmodule : Counter
135
136 // A Synchronizer takes an asynchronous input and changes it to synchronized
137 module Synchronizer
      (input logic async, clock,
138
139
       output logic sync);
140
```

```
Filename: 00_library.sv
      logic metastable;
141
142
143
      DFlipFlop one(.D(async)
144
                       .Q(metastable),
145
                       .clock,
146
                       .preset_L(1'b1),
147
                       .reset_L(1'b1)
148
149
150
      DFlipFlop two(.D(metastable),
151
                       .Q(sync),
152
                       .clock
                       .preset_L(1'b1),
153
154
                       .reset_L(1'b1)
155
                     );
156
157 endmodule : Synchronizer
158
159 // A PIPO Shift Register, with controllable shift direction
160 // Load has priority over shifting.
161 module ShiftRegister_PIPO
      #(parameter WIDTH=8)
162
163
       (input
               logic [WIDTH-1:0] D,
              logic
164
                                    en, left, load, clock,
        input
165
        output logic [WIDTH-1:0] Q);
166
       always_ff @(posedge clock)
167
168
         if (load)
169
           Q \leq D;
         else if (en)
170
           if (left)
171
172
             Q \leftarrow \{Q[WIDTH-2:0], 1'b0\};
173
174
             Q \leftarrow \{1'b0, Q[WIDTH-1:1]\};
175
176 endmodule : ShiftRegister_PIPO
177
178 // A SIPO Shift Register, with controllable shift direction
179 // Load has priority over shifting.
180 module ShiftRegister_SIPO
       #(parameter WIDTH=8)
181
182
               logic
       (input
                                    serial
        input logic
183
                                    en, left, clock,
184
        output logic [WIDTH-1:0] Q);
185
186
      always_ff @(posedge clock)
187
         if (en)
188
           if (left)
189
             Q <= {Q[WIDTH-2:0], serial};</pre>
190
           else
             Q <= {serial, Q[WIDTH-1:1]};</pre>
191
192
193 endmodule : ShiftRegister_SIPO
194
195 // A BSR shifts bits to the left by a variable amount
196 module BarrelShiftRegister
197
      #(parameter WIDTH=8)
198
               logic [WIDTH-1:0] D,
       (input
199
        input
               logic
                                    en, load, clock,
               logic
200
                              1:07
                                   by,
        input
201
        output logic [WIDTH-1:0] Q);
202
203
      logic [WIDTH-1:0] shifted;
204
      always_comb
205
         case (by)
206
           default: shifted = Q;
           2'b01: shifted = {Q[WIDTH-2:0], 1'b0};
2'b10: shifted = {Q[WIDTH-3:0], 2'b0};
207
208
           2'b11: shifted = \{Q[WIDTH-4:0], 3'b0\};
209
210
         endcase
211
```

Page #: 3

Filename: 00\_library.sv always\_ff @(posedge clock)
 if (load)
 Q <= D;
 else if (en)
 Q <= shifted;</pre> 212 213 214 215 216

217 218 endmodule : BarrelShiftRegister

219

Page #: 4

```
Lab Code [10 points]
Filename: 00_test.sv
AndrewID: xinyew
  1 `default_nettype none
  2
    module tb();
       logic [7:0] D;
logic [511:0] Q;
  4
  5
  6
       logic en, load, clock;
  7
  8
       LeftShift8Register DUT (.*);
  9
       initial begin
  clock = 1;
 10
 11
            forever #10 clock = ~clock;
 12
 13
       end
 14
 15
       initial begin
            $monitor($time,, "D: %x | Q: %x", D, Q);
 16
 17
 18
       initial begin
    D <= 8'h11;
    en <= 1;</pre>
 19
 20
 21
 22
            @(posedge clock);
 23
            load <= 0;
 24
            @(posedge clock);
            @(posedge clock);
 25
 26
            @(posedge clock);
 27
            @(posedge clock);
            @(posedge clock);
D <= 8'hFF;</pre>
 28
 29
            @(posedge clock);
 30
 31
            @(posedge clock);
 32
            #1 $finish;
 33
       end
 34 endmodule : tb
```

```
Lab Code [10 points]
Filename: 01.sv
AndrewID: xinyew
    `default_nettype none
  2
  3
    module Receiver
         (input logic clock, reset, serialIn,
  output logic [7:0] messageByte,
  4
  5
  6
          output logic isNew);
  7
  8
         logic is2bitErr, fs_error, done;
  9
         // for Shift Register
         logic S_en;
// for Out Register
 10
 11
 12
         logic R_en, R_clear;
         // for Cycle Counter
 13
         logic C_en, C_clear; logic [3:0] C_count;
 14
 15
         // for Error Counter
 16
         logic E_en, E_clear; logic [3:0] E_count;
 17
 18
         logic [7:0] mux_out;
logic [12:0] received_message, sm;
 19
 20
         logic [1:0] state, n_state;
 21
 22
 23
         fsm control(.*);
 24
         ShiftRegister_SIPO #(13) reg1 (.serial(serialIn),
 25
                                             .en(S_en),
 26
                                             .left(1)
 27
                                             .clock(clock),
 28
                                             .Q(received_message));
 29
 30
         SECDEDdecoder dec1 (.inCode(received_message),
 31
                                .is2BitErr(is2bitErr),
                                .outCode(sm));
 32
 33
         Counter counter1 (.en(C_en), .clear(C_clear), .up(1),
 34
 35
                            .clock(clock), .Q(C_count));
 36
 37
         Counter counter2 (_en(E_en), _clear(E_clear), .up(1),
 38
                            .clock(clock), .Q(E_count));
 39
 40
         Comparator comp1 (.A(C_count), .B(4'd12), .AeqB(done));
 41
 42
         Comparator comp2 (.A(E_count), .B(4'd11), .AeqB(fs_error));
 43
 44
         Mux2to1 m1 (.I0({sm[12], sm[11], sm[10], sm[9],}
                       sm[7], sm[6], sm[5], sm[3]}),
.I1(8'h15), .S(is2bitErr | fs_error), .Y(mux_out));
 45
 46
 47
 48
         Register reg2 (.en(R_en), .clear(R_clear), .clock(clock),
 49
                       .D(mux_out), .Q(messageByte));
 50
 51 endmodule : Receiver
 52
 53 module fsm
 54
         (input logic clock, serialIn, reset, done, fs_error,
 55
          output logic S_en, R_en, R_clear, C_en, C_clear, E_en, E_clear);
 56
 57
         enum logic [1:0] {
                               idle = 2'b00
 58
                               running = 2'\dot{b}01
 59
 60
                               completed = 2'b10,
 61
                               error = 2'b11
 62
                               } state, n_state;
 63
         always_ff @(posedge clock) begin
 64
 65
              if (reset)
 66
                  state <= idle;
 67
              else
                  state <= n_state;</pre>
 68
 69
         end
```

Filename: 01.sv Page #: 2

```
71
          always_comb begin
              case(state)
   idle : begin
 72
 73
 74
                       if(fs_error)
                            n_state = error;
 75
 76
                        else if(serialIn)
 77
                            n_state = running;
 78
                       else if(~serialIn)
 79
                            n_state = idle;
 80
 81
                       S_{en} = 0;
 82
                        /\overline{/} loop counter signal
                       C_{en} = 0;
 83
 84
                       C_clear = 1;
                        /\overline{/} error counter signal
 85
 86
                       E_en = 1;
 87
                       E_clear = 0;
                        // register´signal
 88
                       R_{en} = 0;
 89
 90
                       R_{clear} = 0;
                   end
 91
 92
                   running : begin
 93
                       n_state = (done) ? completed : running;
 94
 95
                       S_{en} = 1;
 96
                       C_{en} = 1;
 97
                       R_{en} = 0;
 98
                       R_clear = 0;
                       E_en = 0;
E_clear = 1;
 99
100
                       C_{clear} = 0;
101
102
                   end
103
                   completed : begin
104
                       n_state = (serialIn) ? error : idle;
105
106
                       S_{en} = 0;
107
                       C_{en} = 0;
                       R_en = 1;
R_clear = 0;
108
109
                       E_{en} = 0;
110
111
                       E_clear = 1;
112
                        C_{clear} = 1;
113
                   end
114
                   error : begin
                       n_state = idle;
115
116
                       S_en = 0;
                       C_en = 0;
R_en = 1;
117
118
                       R_{clear} = 0;
119
120
                       E_{en} = 0;
121
                       E_clear = 1;
                       C_{clear} = 1;
122
123
                   end
124
              endcase
          end
125
126 endmodule : fsm
```

```
Lab Code [10 points]
Filename: 01_sender.sv
AndrewID: xinyew
  2
     * Lab 3a: Transmitter, Task1
  3
     */
  5
  6 module Sender(
       input logic clock, reset,
output logic serialOut);
  7
  8
  9
       parameter WORDS = 25, WORD_SIZE = 64;
logic [WORD_SIZE-1:0] message_rom [WORDS-1:0];
logic [12:0] word_counter;
 10
 11
 12
 13
       logic [5:0] bit_counter;
 14
 15
       initial begin
         $readmemb("01.vm", message_rom);
 16
 17
 18
       always_ff @(posedge clock, posedge reset) begin
 19
 20
         if (reset) begin
           serialOut <= 0;
 21
           word_counter <= 0;
 22
 23
            bit_counter <= WORD_SIZE - 1;</pre>
 24
         end
 25
         else begin
            if (word_counter < WORDS)</pre>
 26
 27
              serialOut <= message_rom[word_counter][bit_counter];</pre>
 28
            else
              serialOut <= 0;</pre>
 29
 30
 31
            if (bit_counter == 0) begin
 32
              bit_counter = WORD_SIZE -1;
 33
              word_counter = word_counter + 1;
 34
            end else
 35
              bit_counter = bit_counter - 1;
 36
         end
 37
       end
 38
 39 endmodule : Sender
```

```
Lab Code [10 points]
Filename: 01_tb.sv
AndrewID: xinyew
  1 `default_nettype none
  2
    module testbench();
        logic clock, reset, data;
  5
  6
        Sender S (.clock(clock),
  7
                     .reset(reset),
  8
                     .serialOut(data));
  9
       logic [7:0] byteOut;
logic isNew;
Receiver R (.clock(clock),
 10
 11
 12
 13
                        .reset(reset),
 14
                        .serialIn(data),
 15
                        .messageByte(byteOut),
                        .isNew(isNew));
 16
 17
 18
        initial begin
          clock = 0;
reset = 1;
 19
 20
          forever #10 clock = ~clock;
 21
 22
 23
 24
        initial begin
          $monitor($time,, "%8s %8s Mux: %b Char: %h %s %b %b",
R.control.state.name, R.control.n_state.name, R.reg1.Q,
byteOut, byteOut, R.fs_error, R.is2bitErr);
 25
 26
 27
          @(posedge clock);
reset <= 0;</pre>
 28
 29
          @(posedge clock);
 30
 31
        #25000 $finish;
 32
        end
 33 endmodule : testbench
```

```
Lab Code [10 points]
Filename: 02.sv
AndrewID: xinyew
  1 `default_nettype none
  3 module task2
         (input logic clock, reset, serialIn,
  output logic [511:0] messageBytes,
  5
  6
          output logic isNew);
  7
        // 2bitErr, frame errors
logic is2bitErr, fs_error, fe_error;
// time to sample, time to sample next bit;
logic timeToSample, timeNextBit;
  8
  9
 10
 11
         // a block of 13bits received
 12
        logic blockReceived;
 13
 14
 15
         // for Shift Register
 16
        logic S_en; // enale shifting
 17
 18
         // for Out Register
 19
        logic R_en;
 20
 21
         // for Cycle Counter(13-bit output)
        logic C_en, C_clear
 22
        logic [31:0] C_count;
 23
 24
        // for Error Counter(detect fs_error)
logic E_en, E_clear;
 25
 26
 27
        logic [31:0] E_count;
 28
 29
         // for Sample counter(detect synced timing for sampling)
         logic A_en, A_clear;
 30
 31
        logic [31:0] A_count;
 32
 33
         // for Wait counter(detect 16 clock cycles to sample next)
 34
         logic W_en, W_clear;
 35
        logic [31:0] W_count;
 36
        // for char counter(count char num received)
logic Char_en, Char_clear;
 37
 38
        logic [31:0] Char_count;
 39
 40
 41
         // if fs_error, fe_error or is2BitErr, output 'h15;
 42
        logic [7:0] mux_out;
 43
 44
         // uncorrected message, corrected message
 45
         logic [12:0] uncorrected, corrected;
 46
 47
         // FSM for the module
 48
         fsm control(.*);
 49
 50
         // shift reg to collect bits
 51
        ShiftRegister_SIPO #(13) reg1 (.serial(serialIn),
                      .en(S_en), .left(1), .clock(clock), .Q(uncorrected));
 52
 53
 54
         // corrector
 55
         SECDEDdecoder dec1 (.inCode(uncorrected), .is2BitErr(is2bitErr),
 56
                               .outCode(corrected));
 57
         // Count whether 13-bit block is received
 58
 59
         Counter #(32) counter1 (.en(C_en), .clear(C_clear), .up(1),
 60
                           .clock(clock), .Q(C_count));
 61
         // Count whether a beginning frame error occurs
 62
 63
         Counter \#(32) counter2 (.en(E_en), .clear(E_clear), .up(1),
 64
                           .clock(clock), .Q(E_count));
 65
        66
 67
 68
 69
```

```
Filename: 02.sv

70  // Count wait cycles
71  Counter #(32) counter4 (en(W en) clear(W clear) up(1)
```

```
71
        Counter #(32) counter4 (.en(W_en), .clear(W_clear), .up(1),
 72
                         .clock(clock), .Q(W_count));
 73
 74
        // Count how many chars receited
        Counter #(32) counter5 (.en(Char_en), .clear(Char_clear), .up(1),
 75
 76
                         .clock(clock), .Q(Char_count));
 77
 78
        // Count timings to generate real edges
 79
        // Counter counter5 (.en(
 80
 81
         // whether a block is received
 82
        Comparator #(32) comp1 (.A(C_count), .B(32'd13), .AeqB(blockReceived));
 83
 84
        // whether we get a frame error of 10 consecutive 0s
 85
        Comparator \#(32) comp2 (.A(E_count), .B(32'd47_700), .AeqB(fs_error));
 86
 87
         // whether it's time to sample after syncing 8 * 3975
 88
        Comparator \#(32) comp3 (.A(A_count), .B(32'd1_988), .AeqB(timeToSample));
 89
        // whether it's time to sample without seeing an edge Comparator \#(32) comp4 (.A(W_count), .B(32'd3_975), .AeqB(timeNextBit));
 90
 91
 92
 93
        // choose from corrected char or error code
 94
        Mux2to1 m1 (.I0({corrected[12], corrected[11], corrected[10],
                          corrected[9], corrected[7], corrected[6],
corrected[5], corrected[3]}),
 95
 96
 97
                     .I1(8'h15), .S(is2bitErr | fs_error | fe_error),
 98
                     .Y(mux_out));
 99
        // reg to store the result
100
101
        LeftShift8Register reg2 (.en(R_en), .clock(clock),
102
                     .D(mux_out), .Q(messageBytes));
103
104 endmodule : task2
105
106 module fsm
107
        (input logic clock, serialIn, reset, timeToSample,
108
                      blockReceived, fs_error, timeNextBit, is2bitErr,
         109
110
111
112
113
        enum logic [2:0] {IDLE = 3'b000, SYNC = 3'b001,
                           SAMPLE = 3'b010, WAIT0 = 3'b011,
114
                           WAIT1 = 3'b100, COMPLETED = 3'b101,
115
116
                           ERROR = 3'b110} state, n_state;
117
118
        always_ff @(posedge clock, posedge reset) begin
119
            if (reset) begin
                 state <= ĬDLE:
120
121
                 Char_clear <= 1;
122
            end
123
            else begin
                 state <= n_state;
124
125
                 Char_clear <= 0;
126
            end
127
        end
128
129
        always_comb begin
130
            case(state)
131
                IDLE : begin
                     fe_error = 0;
132
133
                     if(fs_error)
134
                         n_state = ERROR;
135
                     else if(serialIn)
                         n_state = SYNC;
136
137
                     else
138
                         n_state = IDLE;
139
140
                     // Do not shift
```

Filename: 02.sv Page #: 3

```
S_{en} = 0;
141
142
                      // keep clearing loop counter
143
                     C_{en} = 0;
144
                     C_clear = 1;
145
                     // keep counting 0s in IDLE state
146
                     E_{en} = 1;
147
                     E_{clear} = 0;
148
                     // do not count sampling timing after syncing
149
                     A_{en} = 0;
150
                     A_clear = 1;
                      // do not wait for edges or next sampling timing without
151
152
                      // syncing
                     W_{en} = 0;
153
154
                     W_clear = 1;
155
                      // do not increase char count, and do not clear it
156
                     Char_en = 0;
157
                      // disable register
158
                     R_{en} = 0;
159
                 end
160
                 SYNC : begin
161
                      fe_error = 0;
162
163
                     if (timeToSample)
164
                          n_state = SAMPLE;
165
166
                          n_state = SYNC;
167
                      // Do not shift
168
                     S_{en} = 0;
                     // Do not increase loop count and do not clear it
169
170
                     C_{en} = 0;
171
                     C_{clear} = 0;
172
                      // keep clearning frame error counter
173
                     E_{en} = 0;
                     E_clear = 1;
174
175
                     // start counting sampling timing after syncing
176
                     A_{en} = 1;
                     A_clear = 0;
177
                     // do not wait for edges or next sampling timing without
178
179
                      // syncing
                     W_{en} = 0;
180
181
                     W_clear = 1;
                      // do not increase char count, and do not clear it
182
183
                     Char_en = 0;
184
                      // disable register
185
                     R_en = 0;
                 end
186
187
                 SAMPLE : begin
188
                     fe_error = 0;
189
190
                     if (serialIn)
191
                       n_state = WAIT1;
192
                     else
                       n_state = WAIT0;
193
194
                      // Shift once
195
                     S_{en} = 1;
196
                      // Increase num of bit collected by 1
197
                     C_{en} = 1;
                     C_clear = 0;
198
199
                     if (blockReceived)
200
                       n_state = COMPLETED;
201
                      // keep clearning frame error counter
202
                     E_{en} = 0;
                     E_clear = 1;
203
                     // clearing counting sampling timing after syncing
204
205
                     A_{en} = 0;
206
                     A_clear = 1;
                      // do not wait for next sampling timing without
207
208
                      // syncing
                     W_{en} = 0;
209
                     W_clear = 1;
210
211
                     // do not increase char count, and do not clear it
```

Filename: 02.sv Page #: 4

```
212
                     Char_en = 0;
213
                      // disable register
214
                      R_{en} = 0;
215
                 end
216
                 WAITO: begin
217
218
                      fe_error = 0;
219
                     if (serialIn)
220
                        n_state = SYNC;
221
                     else if (timeNextBit)
222
                        n_state = SAMPLE;
223
                     else
                        n_state = WAIT0;
224
225
                      // Stop shifting
226
                      S_{en} = 0;
227
                      // Stop counting loop counter, do not clear
228
                     C_{en} = 0;
229
                     C_{clear} = 0;
230
                      // keep clearing frame error counter
231
                     E_{en} = 0;
232
                     E_clear = 1;
                      /\overline{/} Stop counting sampling timing and clear it
233
234
                     A_{en} = 0;
                     A_clear = 1;
235
                      // Counting next sampling timing without syncing
236
237
                     W_{en} = 1;
238
                     W_clear = 0;
239
                      // do not increase char count, and do not clear it
240
                     Char_en = 0;
241
                      // disable register
242
                      R_{en} = 0;
243
                 end
244
245
                 WAIT1 : begin
246
                     fe_error = 0;
247
                      if (~serialIn)
248
                        n_state = SYNC;
249
                     else if (timeNextBit)
250
                        n_state = SAMPLE;
251
                     else
252
                        n_state = WAIT1;
253
                      // Stop shifting
254
                      S_{en} = 0;
255
                      // Stop counting loop counter, do not clear
256
                      C_{en} = 0;
                     C_clear = 0;
257
258
                      // keep clearing frame error counter
259
                     E_e_n = 0;
260
                     E_clear = 1;
261
                      // Stop counting sampling timing and clear it
262
                     A_{en} = 0;
                     A_clear = 1;
263
                      // Counting next sampling timing without syncing
264
265
                     W_{en} = 1;
                     W_clear = 0;
266
267
                      // do not increase char count, and do not clear it
268
                      Char_en = 0;
                      // disable register
269
270
                      R_en = 0;
271
                 end
272
                 COMPLETED : begin
273
274
                     if (~timeNextBit) begin
275
                        n_state = COMPLETED;
                        fe_error = 0;
276
277
                        R_en = 0;
278
                        Char_en = 0;
279
                        W_{en} = 1;
280
                        W_{clear} = 0;
281
                      end
                     else if (is2bitErr || serialIn) begin
282
```

Filename: 02.sv Page #: 5

```
283
                        n_state = ERROR;
284
                        fe_error = 1;
285
                        R_en = 1;
286
                        Char_en = 1;
                        W_{en} = 0;
287
288
                        W_clear = 1;
289
                     end
290
                     else begin
291
                        n_state = IDLE;
292
                        fe_error = 0;
                        R_en = 1;
293
                       Char_en = 1;
W_en = 1;
294
295
                       W_clear = 0;
296
297
                     end
298
                      // Stop shifting
299
                     S_{en} = 0;
300
                      // Stop counting loop counter, clear it
301
                     C_{en} = 0;
302
                     C_clear = 1;
303
                      // keep clearing frame error counter
304
                     E_{en} = 0;
305
                     E_clear = 1;
                      // Stop counting sampling timing and clear it
306
                     A_{en} = 0;
307
308
                     A_{clear} = 1;
309
                      // increase char count, and do not clear it
310
                      // enable register
311
312
                 ERROR : begin
313
                     fe_error = 0;
314
315
                     if (~timeNextBit)
316
                       n_state = ERROR;
317
318
                        n_state = IDLE;
319
                      // Stop shifting
320
                     S_en = 0;
                      // Stop counting loop counter, clear it
321
322
                      C_{en} = 0;
323
                     C_{clear} = 1;
324
                      // keep clearing frame error counter
325
                     E_{en} = 0;
326
                     E_clear = 1;
327
                      // Stop counting sampling timing and clear it
328
                     A_{en} = 0;
329
                     A_clear = 1;
                      // Stop counting next sampling timing without syncing, clear
330
                     W_{en} = 1;
331
332
                     W_clear = 0;
333
                      // do not increase char count, and do not clear it
                     Char_en = 0;
334
335
                      // enable register
336
                     R_en = 0;
                 end
337
338
339
             endcase
340
         end
341 endmodule : fsm
```

```
Lab Code [10 points]
Filename: 02_chipInterface.sv
AndrewID: xinyew
     `default_nettype none
    module chipInterface(
          input logic CLOCK_50
          input logic [17:0] SW,
  5
          input logic UART_RXD,
  6
          input logic[3:0] KEY
  7
          output logic [6:0] HEX7, HEX6, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0
  8
          );
// here we declare the output
  9
          logic [511:0] m; // this should be connected to out logic [511:0] mm; // this should be connected to out
 10
 11
 12
 13
          logic [31:0] selected;
 14
          logic reset;
 15
          assign reset = ~KEY[0];
 16
          logic isNew;
 17
 18
          // here we declare our receiver
 19
          task2 R (.clock(CLOCK_50),
 20
                        .reset(reset)
 21
                        .serialIn(UART_RXD),
 22
                        .messageBytes(mm),
 23
                        .isNew(isNew));
 24
 25
          // here we declare the counter
          select s (.bits(mm)
 26
 27
                        .addr({SW[7:0]}),
 28
                        .out(selected));
 29
 30
          logic [7:0] blank;
 31
          assign blank = 8'd0;
 32
 33
          SevenSegmentDisplay s1 (.BCX0(selected[31:28]), .blank(blank), .HEX0(HEX7));
          SevenSegmentDisplay s2 (.BCX0(selected[27:24]), .blank(blank), .HEX0(HEX6)); SevenSegmentDisplay s3 (.BCX0(selected[23:20]), .blank(blank), .HEX0(HEX5));
 34
 35
          SevenSegmentDisplay s4 (.BCX0(selected[19:16]), .blank(blank), .HEX0(HEX4));
 36
          SevenSegmentDisplay s5 (.BCX0(selected[15:12]), .blank(blank), .HEX0(HEX3)); SevenSegmentDisplay s6 (.BCX0(selected[11:8]), .blank(blank), .HEX0(HEX2)); SevenSegmentDisplay s7 (.BCX0(selected[7:4]), .blank(blank), .HEX0(HEX1)); SevenSegmentDisplay s8 (.BCX0(selected[3:0]), .blank(blank), .HEX0(HEX0));
 37
 38
 39
 40
 41
 42
 43 endmodule : chipInterface
 44
 45
 46 module select
      (input logic [511:0] bits,
input logic [7:0] addr,
 47
 48
       output logic [31:0] out);
 49
 50
 51
       logic [511:0] tmp;
 52
       assign tmp = bits >> (addr * 32);
 53
       assign out = tmp[31:0];
 54
 55 endmodule : select
 56
 57
 58 module SevenSegmentDisplay
                 logic [3:0] BCX0,
logic [7:0] blank,
 59
        (input
 60
         input
 61
         output logic [6:0] HEXO);
 62
 63
       always_comb begin
 64
          HEXO = 7'b00000000;
          if (~blank[0])
 65
 66
             case (BCX0)
                4'h0: HEX0 = 7'b0111111;
 67
               4'h1: HEX0 = 7'b0000110;
 68
               4'h2: HEX0 = 7'b1011011;
```

```
4'h3: HEX0 = 7'b1001111;
4'h4: HEX0 = 7'b1100110;
4'h5: HEX0 = 7'b1101101;
4'h6: HEX0 = 7'b1111101;
71
72
73
                  4'h7: HEX0 = 7'b0000111;
74
                  4'h8: HEX0 = 7'b1111111;
75
                  4'h9: HEX0 = 7'b1100111;
76
                  4'ha: HEX0 = 7'b1110111;
77
                  4'hb: HEX0 = 7'b1111100;

4'hc: HEX0 = 7'b0111001;

4'hd: HEX0 = 7'b1011110;

4'he: HEX0 = 7'b1111001;

4'hf: HEX0 = 7'b1110001;
78
79
80
81
82
83
                  default: HEX0 = 7'b00000000;
           endcase
HEX0 = ~HEX0;
84
85
86
        end
87
88
89 endmodule : SevenSegmentDisplay
90
```

```
Lab Code [10 points]
Filename: 02_clockDriver.sv
AndrewID: xinyew
  1 module clock_divider
      #(parameter equiv_cycle = 3975)
  3
      (input logic en, clock, reset,
       output logic new_clock);
  5
  6
      logic [$clog2(equiv_cycle)-1:0] Q;
  7
      logic clock_edge, clear;
  8
  9
      // declare control fsm
 10
      clock_fsm control(.*);
 11
 12
      // Counter to count up to equiv cycle
      Counter dut1(.en(en), .clear(clear), .clock(clock), .up(1), .Q(Q));
 13
 14
 15
      // Comparator to check whether we have hit equiv cycle
 16
      Comparator dut2(.A(Q), .B(equiv_cycle), .AeqB(clock_edge));
 17
 18 endmodule : clock_divider
 19
 20 module clock_fsm
      (input logic clock, clock_edge, reset,
 21
 22
        output logic new_clock, clear);
 23
 24
      // here we declare the possible states
 25
      enum logic {out0, out1} state, n_state;
 26
 27
      // flip-flop for next states
      always_ff @(posedge clock) begin
 28
 29
        if(reset)
 30
          state <= out0;
 31
        else
 32
          state <= n_state;
 33
      end
 34
 35
      // next state generation
 36
      always_comb begin
 37
        case(state)
 38
          out0 : begin
            n_state = (clock_edge) ? out1 : out0;
clear = (clock_edge) ? 1 : 0;
 39
 40
            new_clock = 0;
 41
 42
          end
 43
          out1 : begin
 44
            n_state = (clock_edge) ? out0 : out1;
            clear = (clock_edge) ? 1 : 0;
 45
 46
            new_clock = 1;
 47
          end
 48
        endcase
 49
      end
 50
 51 endmodule : clock_fsm
 52
 53 // this is a test bench for out clock divider
54
 55 module clock_divider_test();
 56
        // declare the variables
 57
        logic en, reset, clear, clock, new_clock;
 58
 59
        // here we make the clock run at 50 Mhz
        initial begin
 60
             clock = 0;
 61
             forever #2ns clock = ~clock;
 62
 63
        end
 64
        // here we declare the clock_divider module
 65
 66
        clock_divider #(5) dut(.*);
 67
        // begin test_bench
 68
 69
        initial begin
```

Page #: 2

```
Lab Code [10 points]
Filename: 02_memory.sv
AndrewID: xinyew
  1 `default_nettype none
  3 module BusDriver
     #(parameter WIDTH = 8)
  5
      (input logic en,
  6
       input logic [WIDTH-1:0] data,
       output logic [WIDTH-1:0] buff, inout tri [WIDTH-1:0] bus
  7
  8
  9
 10
       assign bus = (en) ? data : 'bz;
 11
       assign buff = bus;
12
 13
 14 endmodule : BusDriver
15
 16 module Memory
 17
     #(parameter DW = 16,
 18
                  W = 256
 19
                  AW = \$clog2(W))
 20
              logic re, we, clock,
logic [AW-1:0] addr,
       (input
 21
       input
                      [DW-1:0] data);
 22
       inout tri
 23
 24
      logic [DW-1:0] M[W];
 25
      logic [DW-1:0] rData;
 26
 27
      assign data = (re) ? rData : 'bz;
 28
 29
      always_ff @(posedge clock)
        if (we)
 30
 31
           M[addr] <= data;</pre>
 32
 33
      always_comb
 34
         rData = M[addr];
 35
 36 endmodule : Memory
```

```
Lab Code [10 points]
Filename: 02_tb.sv
AndrewID: xinyew
  1 `default_nettype none
  3
   module testbench();
      logic clock, CLOCK_50, reset, data;
  5
  6
      Sender S (.clock(clock),
  7
                 .reset(reset),
  8
                 .serialOut(data));
  9
      logic [511:0] byteOut;
logic isNew;
 10
 11
      task2 R (.clock(CLOCK_50),
 12
 13
                    .reset(reset),
 14
                    .serialIn(data),
 15
                    .messageBytes(byteOut),
                    .isNew(isNew));
 16
 17
 18
      initial begin
        clock = 1'b0;
reset = 1'b1;
 19
 20
        //forever #3975 clock = ~clock;
 21
 22
        forever #3776 clock = ~clock;
 23
        // forever #4134 clock = ~clock;
        // forever #4173 clock = ~clock;
 24
 25
      end
 26
      initial begin
 27
        CLOCK_{50} = 1'b0;
 28
        forever #1 CLOCK_50 = ~CLOCK_50;
 29
 30
 31
 32
      initial begin
        $monitor($time,, "%10s %10s SR: %b Char: %x %b %b %b String: %s",
 33
                  R.control.state.name, R.control.n_state.name, R.reg1.Q, R.m1.Y,
 34
 35
                  R.is2bitErr, R.fs_error, R.fe_error,byteOut);
 36
        @(posedge clock);
 37
        reset <= 0;
      @(posedge clock);
#15000000 $finish;
 38
 39
40
      end
41 endmodule : testbench
```