Digital Circuit Design 3

Laboratory Session

1. Aims & Objectives

The aim of this laboratory is to gain experience in solving a realistic digital design problem. Specifically we consider the design of a crossbar switch system to route arbitrary length 8-bit word data packets – an actual design problem encountered in this Department during research into construction of parallel computer systems some years ago. Our objectives are to:

- Gain an understanding of crossbar switch architectures and packet data routing.
- Develop the skills of applying a CAD tool (i.e. Vivado) workflow to realistic digital design.
- Deepen skills in writing clear, synthesizable VHDL.
- Practice creation of test vectors for realistic designs.

2. Crossbar Switch Design & Data Packets

Communication between modules in a computing system usually makes use of a common bus. However, when a number of different modules might need to communicate simultaneously (for instance one CPU talking to a graphics card, whilst an I/O controller talks to main memory) then common busses are inefficient; only one piece of data can be on the bus at any time, and a number of clock cycles are often wasted negotiating which modules may access the bus. For such systems, the additional logic and wiring of a crossbar switch may be worthwhile.




Figure 1 – Schematic of Crossbar Switch

Figure 1 above shows such a switch with two input data paths ($stim_xdata$, and $stim_ydata$ which are both here created by the stimulus source $stim_xbar$) and two output data paths (outx, outy). Data from the x-input can flow to the x and/or y outputs. Data from the y-input can flow to the x and/or y outputs. It is possible for $x \Rightarrow x$ and $y \Rightarrow y$ transfers to be carried out simultaneously. It is also possible for $x \Rightarrow y$ and $y \Rightarrow x$ transfers to occur simultaneously, or for one input to be broadcast to both outputs. This flexibility, controlled by logic in the control and output blocks, gives crossbar switches their usefulness.

You will be given the VHDL for both the stimulus block stim_xbar, the output logic in outputx/outputy, and a template of the logic in controlx/controly. You will be required to complete and test the VHDL for controlx/controly.

The crossbar switch hardware must be given appropriate information on how data on any input should be routed. It would be wasteful, and for any design of complexity, impossible, for each transmitted word (in figure 1 each word is 8 bits wide) to contain both routing information and data. Therefore bytes are usually grouped into large packets which can be transmitted to the same destination a byte at a time, with a few bytes at the beginning of each packet (the packet *header*) giving the routing information for the whole packet.

Likewise, it is important to know when one packet ends and another begins. The length of each packet may be fixed, or given in the packet header, or a special *end-byte* may be used to signify the end of a packet (and therefore that the next byte will be the first byte of the header of the next packet).

In this example we use perhaps the simplest packet encapsulation. A single header byte is used, and only the lowest order bit of this byte need be considered. If the lowest order bit of the header byte is a '0', then the packet should be routed to outx. Otherwise the packet should be routed to outy.

The end of a packet is likewise signified by a single byte - FF_h. If the byte FF_h is seen, the next byte is the header byte for the next packet.

3. Developing the Design

3.1. Copying and Reviewing the Lab Files

Two files have to be copied over for this laboratory session. Make a new directory esdlab2 under your directory. Change to this directory and copy files top_tb.vhd and control_template.vhd into this directory. top_tb.vhd describes the operation of stimulus block and the logic of the state machine. Draw the state machine described by top_tb.vhd in your lab record and describe its operation.

3.2. Design & Test

The core task of this laboratory in lab sessions 3&4 is to use the insight gained from an analysis of figure 1 and the pre-designed modules to:

- 1. Construct a state machine for controlx / controly.
- 2. Translate that state machine into correct VHDL.
- 3. Test the completed module using the simulation tools of the CAD design suite, and the preliminary set of test vectors described in top tb.vhd.
- 4. Develop a comprehensive set of test vectors to test the operation of the crossbar switch.

As a design exercise you will be expected to make most of the design and coding decisions in your lab group, and confirm your decisions using the CAD development and simulation tools. Feel free, however, to call upon the advice and help of laboratory demonstrators whenever you need advice or guidance. Your completed VHDL code for controlx / controly, should give a crossbar switch that is functionally correct, easy to synthesize, and retains maintainability. Improved test vectors for top_td.vhd should cover all the possible realistic inputs that might be applied to the crossbar switch.

3.3. Report

The design exercise should then be written-up as an individual laboratory report, which will be worth 15% of the final degree examination results.

Attachment I: top_tb.vhd -- Company: -- Engineer: -- Create Date: 2018/10/26 15:40:42 -- Design Name: -- Module Name: top_tb - Behavioral -- Project Name: -- Target Devices: -- Tool Versions: -- Description: -- Dependencies: -- Revision: -- Revision 0.01 - File Created -- Additional Comments: library ieee; use ieee.std logic 1164.all; use ieee.numeric_std.all; -- for internal counter etc. -- Uncomment the following library declaration if using -- arithmetic functions with Signed or Unsigned values --use IEEE.NUMERIC STD.ALL;

```
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity top_tb is
                            声明
end top tb;
architecture behavioral of top_tb is
       component control
              PORT(
       enable : OUT std_logic;
       reqx : OUT std_logic;
       reqy: OUT std logic;
       write : OUT std_logic;
       available: IN std logic;
       clk: IN std logic;
       data_in : IN std_logic_vector(7 DOWNTO 0);
       gntx: IN std logic;
       gnty : IN std_logic;
       reset: IN std logic
    );
       end component;
       --INPUT
       signal clk: std logic;
       signal r_n: std_logic;
       signal stim xdata: std logic vector(7 downto 0);
       signal stim ydata: std logic vector(7 downto 0);
```

```
signal stim xavail: std logic :='0';
  signal stim yavail: std logic :='0';
  signal gntx: std logic :='0';
  signal gnty: std logic :='0';
  --OUTPUT
  signal stim_xenable: std_logic :='0';
  signal stim yenable: std logic :='0';
  signal writex: std logic :='0';
  signal writey: std_logic :='0';
  signal reqx: std logic :='0';
  signal reqy: std logic :='0';
  signal data out: std logic vector(7 downto 0);
  --VARIABLE
  ----stim xbar.vhd
  signal internal clock : std logic; -- internal clock
  signal dummy: std logic; -- dummy signal
  ----output.vhd
  type states is (poll x, poll y, grant x, grant y);
  -- Present state.
  signal present state: states;
  controlx:control port map(
--Input
          clk=>clk,
          reset=>r n,
```

begin

```
data_in=>stim_xdata,
         available=>stim_xavail,
         gntx=>gntx,
         gnty=>gnty,
         --Output
         enable=>stim_xenable,
         write=>writex,
         reqx=>reqx,
         reqy=>reqy
);
  controly:control port map(
--Input
         clk=>clk,
         reset=>r_n,
         data_in=>stim_ydata,
         available=>stim yavail,
         gntx=>gntx,
         gnty=>gnty,
         --Output
         enable=>stim_yenable,
         write=>writey,
         reqx=>reqx,
         reqy=>reqy
);
  resetgen: process
  begin -- process resetgen
         r n \le 0';
         wait for 2450 ns;
```

```
-- Add more entries if required at this point!
       wait until dummy'event;
end process resetgen;
-- purpose: Generates the internal clock source. This is a 50% duty
-- cycle clock source, period 1000ns, with the first half of
-- the cycle being logic '0'.
-- outputs: internal clock
clockgen: process
begin -- process clockgen
       internal clock <= '0';
       wait for 500 ns;
       internal clock <= '1';
       wait for 500 ns;
end process clockgen;
-- purpose: Generates the stimuli for the data, using a counter based
-- approach which is much cleaner than explicit timings
-- outputs: stim inst
-- stim a
-- stim b
datagen1: process
-- Since we're going to output a number of different test
-- data we need an internal counter to keep track of things.
```

 $r n \le '1';$

```
variable count : unsigned (5 downto 0) := "000000";
begin -- process datagen1
       wait until internal clock event and internal clock = '1';
       count := count + 1;
       if count = 4 then -- simple data transfer x \rightarrow x
               stim xavail <= '1'; -- data flag raised
               wait until internal clock event and internal clock = '1'
               and stim xenable = '1';
               stim xdata <= "00000010"; -- header word pushed when system
               stim_xavail <= '0'; -- requests transfer, and flag back down
               wait until internal clock event and internal clock = '1'
               and stim xenable = '1';
               stim xdata <= "10101010"; -- data word pushed
               wait until internal clock'event and internal clock = '1'
               and stim xenable = '1';
               stim xdata <= "111111111"; -- end word pushed
       elsif count = 5 then -- NO OPERATION
              stim xavail <= '0';
              stim xdata <= "00000000";
       else -- NO OPERATION
              stim xavail <= '0';
              stim xdata <= "00000000";
       end if;
end process datagen1;
```

```
__ *************
       -- STEP 4: Develop a comprehensive set of test vectors to test the operation of the
crossbar switch.
      -- Add more test code here:
       __ **************
      -- now drive the output clock, this is simply the internal clock
      -- nb: could also invert the clock if desired to allow for signals
      -- to be generated pseudo-asynchronously
      clk <= internal clock;
      --output.vhd
      process (clk, r_n)
      begin
      -- Activities triggered by asynchronous reset (active low).
                                 reset=0
             if (r n = '0') then
             -- Set the default state and outputs.
                                                states这个type里有四个参数: poll_x, poll_y, grant_x, grant_y
                    present_state <= poll_x;</pre>
                    gntx \le '0';
                    gnty <= '0';
                    data out <= "00000000";
```

clk等于1的时候状态不变

elsif (clk'event and clk = '1') then

```
-- Set the default state and outputs.
                present state \leq poll x;
                                              大概环节就是present_state有不同的情况, case里解释了从
                gntx \le '0';
                                              poll_x开始的不同情况
                gnty \leq 10';
                 data out <= "00000000";
                                                               poll-grant-req为1则dataout它的data
                 case present state is
选择的语法
             不同情况下的操作过程
                                          轮询x
                        when poll x =>
                                                                 在poll_x的情况下
                               if (reqx = '1') then
                                      present_state <= grant_x; 授予x
                               else
                                      present state <= poll y;
                               end if;
                        when poll_y =>
                                                          要求y则授予y
                               if (reqy = '1') then
                                      present_state <= grant_y;</pre>
                               else
                                      present state \leq poll x;
                               end if;
                        when grant x =>
                               if (writex = '1') then
                                      data out <= stim xdata;
                               end if;
                               if (reqx = '1') then
                                      present state \leq grant x;
                               else
                                      present state <= poll y;</pre>
                               end if;
                               gntx <= '1';
                        when grant y =>
```

```
if (writey = '1') then
                                               data_out <= stim_ydata;
                                       end if;
                                       if (reqy = '1') then
                                               present_state <= grant_y;</pre>
                                       else
                                               present_state <= poll_x;</pre>
                                       end if;
                                       gnty <= '1';
                               when others =>
                                       -- Set the default state and outputs.
                                       present_state <= poll_x;</pre>
                                       gntx <= '0';
                                       gnty <= '0';
                                       data_out <= "00000000";
                       end case;
               end if;
       end process;
end behavioral;
```

-- Title: Routing control for a crossbar switch. -- Description: Controller for routing a packet to one of two outputs depending on the zeroth bit of the packet header word The whole packet is then sent out, stopping when the 'FF' word is sensed. The controller sends request signals to the appropriate output and sends the message on when it gets a grant signal in return. library ieee; use ieee.std logic 1164.all; use ieee.numeric std.all; architecture behavior of control is -- Behaviour follows the 'classic' state machine method -- Possible states. first in first out, 先入先出 type states is (poll_fifo, raise_enable, check_data, setup_x, setup_y, data_xfer, data_yfer); -- Present state. signal present state: states; begin

Attachment II: control template.vhd

```
-- Main process.
process (clk, reset)
begin
   -- Activities triggered by asynchronous reset (active low).
  if (reset = '0') then
     -- Set the default state and outputs.
     present state <= poll fifo;</pre>
   elsif (clk'event and clk = '1') then
     -- Set the default state and outputs.
     present_state <= poll_fifo;</pre>
     enable <= '0';
     reqx \le '0';
     reqy <= '0';
     write <= '0';
     case present_state is
        when poll_fifo =>
```

when raise_enable => when check_data => when setup_x =>when setup_y => when data_xfer => when data_yfer =>

when others =>

end case;	
end if;	
end process;	
end behavior;	