

# PolKA: Polynomial Key-based Architecture for High-Performance WANs

***Magnos Martinello<sup>1</sup>, Cristina Klippel Dominicini<sup>2</sup>, Rafael Guimarães<sup>2</sup>, Moises R. N. Ribeiro<sup>1</sup>,  
Rodolfo Villaça<sup>1</sup>, Everson Borges<sup>2</sup>, Daniel Ventorim<sup>12</sup>, Adailton Saraiva<sup>1</sup>, and Pedro Picolli Filho<sup>12</sup>***

<sup>1</sup>*Federal University of Espírito Santo,* <sup>2</sup>*Federal Institute of Espírito Santo,  
Contact: [magnos.martinello@ufes.br](mailto:magnos.martinello@ufes.br)*


# Location and Institutions

- Espírito Santo, Brazil



Localização geográfica dos Campi

- Campus IFES em funcionamento
  - Campus IFES em implantação
  - ▲ Polo de Ensino Superior a Distância
  - Polo de Ensino Técnico a Distância
  - Campus UFES



## ● 5 Campi



**INSTITUTO  
FEDERAL**  
Espírito Santo

## ● 22 Campi

# LabNERDS: Software Defined Networks Research Group

- **Mission:** Innovate in networking systems <https://nerds-ufes.github.io/>
- **Areas:** SDN, NFV, autonomous networks, ...



Nerds Datacenter - UFES

# Agenda


- **Motivation**
- Proposal
- Design
- Prototype
- Applications
- Conclusions and future works

# Motivation

- **HP-WAN mission:** to enable ultra-fast, resilient, and adaptive data paths for Data-Intensive Science and AI-driven workloads
- **SDN and Network Programmability**
  - Innovation of protocols


# Motivation

- **SDN and Programmable Network Devices:**
  - Innovation and custom protocols.
- The packet forwarding based on table lookups has some **bottlenecks**:



# Motivation

- **SDN and Programmable Network Devices:**
  - Innovation and custom protocols.
- **Bottleneck:** forwarding based on **table entries**




What are the alternatives to tackle these problems?

- **Source Routing (SR):**
  - A source specifies a path and adds a route label to the packet header.

# Source Controlled Routing

- **Traditional way: List-based SR (LSR)**


- Path: a list of ports or a stack of labels.
  - Edge pushes a stack [110,120,130]
  - Each node
    - matches on the top label
    - performs a pop



# Source Routing (SR)

- **Traditional way: List-based SR (LSR)**

- Path: a list of ports or a stack of labels.
- Each node performs a pop.



- **Limitations:**

- **Forwarding state** in the packet & rewrite operation (push/pop/swap)
- **Variable size of headers** that affects the number of encoded hops
- **Not fully stateless**, still rely on per-node forwarding tables in the core
  - MPLS LFIB lookup (match on top label), SR SIDs, BIER forwarding tables.

# Agenda

- Motivation
- **Proposal**
- Design
- Prototype
- Applications
- Conclusions and future works

# PolKA Proposal

Aims to design an SR approach to meet the requirements



topology agnostic

fixed header

encoded path

no tables in the core



Deployable in programmable switches

# PolKA Proposal

- PolKA: Polynomial Key-based Architecture for High-Performance WAN
  - [NetSoft 2020 conference paper](#)
  - Polynomial Residue Number System (**RNS**) ([Shoup, 2008](#))
  - Chinese Remainder Theorem (**CRT**)
  - Forwarding based on an arithmetic operation: **remainder of division**
    - Path is encoded in a route label.
    - Each node decodes only its next hop with its own key.

# Agenda

- Motivation
- Proposal
- **Design**
- Prototype
- Applications
- Conclusions and future works


# How Does PolKA Work?

- Three polynomials:
  - **routelID**: a route identifier calculated using the CRT.
  - **nodeID**: to identify each core node.
    - Irreducible polynomial
  - **portID**: to identify the ports of each core node.
- The forwarding uses a **mod** operation (remainder of division):

$$\text{portID} = \langle \text{routelID} \rangle \bmod \text{nodeID}$$


# How Does PolKA Work?

- Hosts are connected to **edge switches**.
- Edges are connected to a fabric of **core switches**.




# How Does PolKA Work?

- In a network configuration phase, the **Controller** assigns irreducible polynomials to core switches (*nodeIDs*).
- Port labels are represented as binary polynomials (*portIDs*).




# How Does PolKA Work?

- The **Controller** chooses a path for a specific flow (proactively or reactively):
    - A set of switches: {0011,0111,1011}
    - and their output ports: {1 , 10, 110}



# How Does PolKA Work?

- The **Controller** chooses a **path** for a specific flow:
  - A set of switches: {0011,0111,1011}
  - and their output ports: {1 , 10, 110}



*nodeID polynomials*

$$s_1(t) = t + 1 = 11$$

$$s_2(t) = t^2 + t + 1 = 111$$

$$s_3(t) = t^3 + t + 1 = 1011$$

*portID polynomials*

$$o_1(t) = 1$$

$$o_2(t) = t = 10$$

$$o_3(t) = t^2 + t = 110$$

# How Does PolKA Work?

- The **Controller** calculates the *routeID* using CRT :
  - Complexity:  $\mathcal{O}(\text{len}(M)^2)$ , where  $M(t) = \prod_{i=1}^N s_i(t)$   
N = number of hops  
M = product of nodeIDs

The routeID (**X**) is the result of congruent system in GF(2)

$$001 = X \bmod 0011$$

$$010 = X \bmod 0111$$

$$110 = X \bmod 1011$$



*nodeID polynomials*

$$s_1(t) = t + 1 = 11$$

$$s_2(t) = t^2 + t + 1 = 111$$

$$s_3(t) = t^3 + t + 1 = 1011$$

*portID polynomials*

$$o_1(t) = 1$$

$$o_2(t) = t = 10$$

$$o_3(t) = t^2 + t = 110$$

*Calculate routeID with CRT*

$$t^4 \equiv 1 \pmod{(t+1)}$$

$$t^4 \equiv t \pmod{(t^2+t+1)}$$

$$t^4 \equiv (t^2+t) \pmod{(t^3+t+1)}$$

$$t^4 = 10000$$

# How Does PolKA Work?

- The **Controller** calculates the *routeID* using CRT:

- Complexity:  $\mathcal{O}(\text{len}(M)^2)$ , where  $M(t) = \prod_{i=1}^N s_i(t)$



- Forwarding operations along the path :

portID = < routeID ><sub>nodeID</sub>

$$001 = <10000>_{0011}, \rightarrow 10000 \bmod 0011$$

$$010 = <10000>_{0111} \rightarrow 10000 \bmod 0111$$

$$110 = <10000>_{1011} \rightarrow 10000 \bmod 1011$$

*nodeID polynomials*

$$s_1(t) = t + 1 = 11$$

$$s_2(t) = t^2 + t + 1 = 111$$

$$s_3(t) = t^3 + t + 1 = 1011$$

*portID polynomials*

$$o_1(t) = 1$$

$$o_2(t) = t = 10$$

$$o_3(t) = t^2 + t = 110$$

Calculate routeID with CRT

$$t^4 \equiv 1 \pmod{(t+1)}$$


$$t^4 \equiv t \pmod{(t^2+t+1)}$$

$$t^4 \equiv (t^2+t) \pmod{(t^3+t+1)}$$

$$t^4 = 10000$$


# How Does PolKA Work?

- The **Controller** installs **flow entries** at the edges to add/remove **routelIDs**.




# How Does PolKA Work?

- When packets arrive, an action at ingress embeds *routeID* into the packets.



# How Does PolKA Work?


- Forwarding using **mod** operation:  $<10000>_{0011} = 1 \rightarrow \text{output port}$
- No *routeID* rewrite! No tables in the core nodes !



$$\begin{aligned} & 10000 \bmod 11 \text{ GF}(2) \\ \hline & 10000 \\ & \oplus 11000 \\ \hline & 01000 \\ & \oplus 1100 \\ \hline & 0100 \\ & \oplus 110 \\ \hline & 10 \\ & \oplus 11 \\ \hline & \text{mod/port: 1} \end{aligned}$$


# How Does PolKA Work?

- Forwarding using **mod** operation:  $<10000>_{0111} = 10 \rightarrow \text{output port}$
- No *routeID* rewrite! No tables!




# How Does PolKA Work?

- Forwarding using **mod** operation:  $<10000>_{1011} = 110 \rightarrow \text{output port}$
- No *routeID* rewrite! No tables!




# How Does PolKA Work?

- Finally, an action at edge egress node removes *routeID*.



# How Does PolKA Work?


- Packet is delivered to the application in a transparent manner.



# How to Implement a *mod* Efficiently in Data Plane?

- P4 language does not natively support the mod operation.
  - By using CRC (Cyclic Redundancy Check), we can calculate the mod.
    - The Tofino Native Architecture (**TNA**) supports **custom** CRC polynomials.
    - MOD = 2 SHIFTs + 1 **CRC** + 2 XORs
1.  $G = \text{nodeID} = \textcolor{brown}{01011}$ , portanto  $r = \deg(G) = \textcolor{blue}{3}$
2.  $D = \text{routeID} \div 2^r = 100101\textcolor{red}{111} >> 3 = 100101$       (**SHIFT RIGHT**)
3.  $\text{dif} = \text{routeID} - D \cdot 2^r = 100101111 \oplus (100101 \ll 3)$   
 $= 100101111 \oplus 100101\textcolor{red}{000} = 111$       (**SHIFT LEFT, XOR**)
4.  $R = \langle D \cdot 2^r \rangle_G = \langle 100101\textcolor{red}{000} \rangle_{\textcolor{brown}{01011}} = 110$       (**CRC**)
5.  $\text{portID} = \text{dif} \oplus R = 111 \oplus 110 = 001$       (**XOR**)






# Is PolKA Scalable ?



# Is PolKA Scalable ?

- **Number of flow entries:**

- Communication states stored only at the **edges** for encapsulation
- No need to update all the tables along the path



# Is Polka Scalable With the Number of Nodes?

- Length of the *routeID*:  $\text{len}(R)$

$$\text{len}(R) \leq \sum_{i=1}^N \text{degree}(s_i)$$

Where:

$R$  = Route

$N$  = Number of hops

$s_i$  = nodeID polynomial

- We select *nodeIDs* with the lowest possible degree
- Worst case for data center and WAN topologies ([NetSoft 2020](#))

# Is PolKA Scalable With the Number of Nodes?

- **Length of the *routeID*:  $\text{len}(R)$**

- We select *nodeIDs* with the lowest possible degree
- Worst case for data center and WAN topologies ([NetSoft 2020](#))

Topology	nports	diam.	size	$\text{len}(R)$
<i>Two-tier S16 L16*</i>	24	3	32	<b>21</b>
<i>Fat-tree 16 pods</i>	16	5	320	<b>55</b>
<i>ARPANET</i>	4	7	20	<b>42</b>
<i>GEANT2</i>	8	7	30	<b>49</b>

- In practice, the implementation is linked to CRC 8, 16 or 32.

# RouteID Length in Practice

$$\text{PolKA (RouteID length)} = \text{CRC}_{\text{degree}} * \text{hops}$$

Polynomial degree	Number of irreducible polynomials
8	30
16	4080
32	134,215,680

- CRC degree must provide enough irreducible polynomials to represent all nodes in the topology

# RouteID Length in Practice

$$\text{PoIKA (RouteID length)} = \text{CRC}_{\text{degree}} * \text{hops}$$

Scheme	Unit size (per hop)	Example of overhead (10 hops)
MPLS	4 B	10 labels = 40 Bytes
SR-MPLS	4 B	10 segments = 40 Bytes
SRv6	16 B	10 segments = 160 Bytes
<b>PoIKA (CRC16)</b>	<b>2 B</b>	<b>10 hops = 20 Bytes</b>
<b>PoIKA (CRC32)</b>	<b>4 B</b>	<b>10 hops = 40 Bytes</b>


# Agenda

- Motivation
- Proposal
- Design
- **Prototype**
- Applications
- Conclusions and future works

# Timeline


PolKA received the 2021  
Google Research Scholar Award

PolKA received the Intel Connectivity  
Research Grant (Fast Forward Initiative)




# PolKA: Data Plane Prototype


- P4 language and high-performance Tofino switch
- Deployment: [GEANT P4 Lab testbed](#)
- Hardware comparison with list-based and table-based approaches
- Results: [ONDM 2021 conference paper](#)




# Experiments




- **Throughput (S1-S2-S3-S4):**
  - High throughput and pps rates



- **Forwarding Latency:**
  - Use of hardware timestamps




# PolKA Integrated in *freerTr* and Deployed at Global P4 Testbed



# PolKA Demo@SC2023





- High Throughput Transfers achieving 100 Gbps line speed

- Caltech P4 lab testbed
- Multiple TCP aggregate over PolKA tunnels



```
bwm-ng v0.6.2 (probing every 0.500s), press 'h' for help
input: /proc/net/dev type: rate
```

\_iface	Rx	Tx	Total
enp130s0f0np0:	50.75 Mb/s	99.05 Gb/s	99.10 Gb/s
total:	50.75 Mb/s	99.05 Gb/s	99.10 Gb/s



TCP Flow 1

TCP Flow 2


TCP Flow 3

TCP Flow 4


# PolKA@Supercomputing 2024



(a) Caltech/UFES/IFES at P4 testbed at Supercomputing 2024





(b) Caltech - infrastructure booth at Supercomputing 2024



(c) GP4L and UFES infrastructure



# PolKA@Supercomputing 2024



# Agenda

- Motivation
- Proposal
- Design
- Prototype and Demonstrations
- **Use Case : Vera Rubin Observatory**
- Conclusions and future works

# Our Use Case : The Vera Rubin Observatory

- This is a collaborative use case (Amlight+Caltech+UFES+IFES)
- The telescope delivers 13 GB astronomical images every 27 seconds from Chile to the US Data Facility at SLAC
- Challenges:
  - RTT from the Summit to the USDF is approximately 200+ ms
  - 0.0001% of packet loss will compromise the Rubin Observatory application
- PolKA was adopted in the Amlight pipeline





Image from Amlight

# Plan for PolKA@ SuperComputing 2025

- Achieve 400 Gbps throughput over PolKA native network
  - Achieve 40 Gbps Intercontinental tests for Vera Rubin Use Case
  - EBPF implementation to take the edge nodes to the endpoints




# Agenda

- Motivation
- Proposal
- Design
- Prototype
- Applications
- **Conclusions and future works**

# Takeaway Message of PolKA Approach 1/2

- **PolKA delivers a high-performance network solution** by reusing CRC hardware.
- Supports **line rate performance of packet forwarding** in programmable Switches
  - Validated at multiple testbeds with 10 Gbps, 100 Gbps, and .. 400 Gbps
    - Demonstrations at SC2022, SC2023 and SC2024

# Takeaway Message of PolKA Approach 2/2



- **Scalable** : Network state is defined **only at the edges**
- Stateless core with tableless nodes enables the selection of any path (**fine granularity** to assign flows and allows TE optimization)
- **Low latency** on path configuration by updating a single table entry at the edge

# Future Work

- Potential to help on the HP-WAN mission to support network challenges
  - Supports *high throughput over long distance stable paths*, and fast path reconfiguration to recover from transient failures.
  - Use case of multi-site AI training workloads (in collaboration with Jordi R Giralt from Qualcomm )
    - Distributed AI workloads need synchronized, high-bandwidth connectivity.
    - Working on a framework based on (Quantitative Theory of Bottlenecks Structure) QTBS integrated with PolKA
    - PolKA provides on-demand routing reconfiguration (***any-path***) and policy-based path selection, improving training efficiency.

# Selection of Our Recent Publications

- [CRC4EVER: Cyclic Redundancy Check for Enhanced Verification and Efficient Routing](#) (*Demo at Sigcomm 2025*)
- [A Path-Aware Routing for Data Intensive Science: Proposal, Deployment and Evaluation in High-Performance Testbed](#) (*WGRS 2025*)
- [Transport efficiency for data-intensive science: deployment experiences and bottleneck analysis](#) (*An. of Telecomm, 2025*)
- [PINT-BoX: Path-aware networking IN a Tofino BoX](#) (*Demo at IEEE NFV/SDN, 2024*)
- [Framework for Integrating Machine Learning Methods for Path-Aware Source Routing](#) (*IEEE INDIS@SC, 2024*)
- [PathSec: Path-Aware Secure Routing with Native Path Verification and Auditability](#) (*IEEE NFV/SDN, 2024*)
- [PoT-PoLKA: Let the Edge Control the Proof-of-Transit in Path-Aware Networks](#) (*IEEE TNSM, 2024*)
- [M-PoLKA: Multipath Polynomial Key-based Source Routing for Reliable Communications](#) (*IEEE TNSM, 2022*)
- [Chaining-Box: A Transparent Service Function Chaining Architecture Leveraging BPF](#) (*IEEE TNSM, 2021*)
- [Programmable Switches for in-Networking Classification](#) (*IEEE INFOCOM, 2021*)
- [Deploying PoLKA Source Routing in P4 Switches](#) (*ONDM, 2021*)
- [PolKA: Polynomial Key-based Architecture for Source Routing in Network Fabrics](#) (*IEEE NetSoft, 2020*)
- [ProgLab: Programmable labels for QoS provisioning on software defined networks](#) (*Computer Communication, 2020*)
- [KeySFC: Traffic steering using strict source routing for dynamic and efficient network orchestration](#) (*Computer Networks, 2020*)
- [RDNA: Residue-defined networking architecture enabling ultra-reliable low-latency datacenters](#) (*IEEE TNSM, 2018*)

# References

1. [Segment Routing RFC](#)
2. [BIER RFC](#)
3. [PolKA NetSoft 2020 conference paper](#)
4. [V. Shoup, A computational introduction to number theory and algebra, 2008.](#)
5. [Keyflow 2014 journal paper](#)
6. [PolKA ONDM 2021 conference paper](#)
7. [RARE website](#)
8. [FreeRouter website](#)

# Thank you for your attention!

**Magnos Martinello\***

[magnos.martinello@ufes.br](mailto:magnos.martinello@ufes.br)

*\* This work was a recipient of the 2021 Google Research Scholar and the 2022 Intel Connectivity Research Grant (Fast Forward Initiative) Awards, and received funds from CNPq (\*Research productivity scholarship), CAPES, FAPES, FAPESP, and RNP.*